From patchwork Tue Mar 16 16:21:59 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1701 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id B08503F067 for ; Tue, 16 Mar 2021 17:22:25 +0100 (CET) Received: by mail-pj1-f71.google.com with SMTP id ga11sf10424976pjb.0 for ; Tue, 16 Mar 2021 09:22:25 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1615911743; cv=pass; d=google.com; s=arc-20160816; b=aGMUiTVYzzZPhQgfzzdIG1muHvCFA2iAJrVENI4PXUk8StEwofgUX90dev7kB8DvAj CjORrs5+ywhzcMROTdCmQeR0DetToNvSLeNULXg9AV4k7bHHhTZao5HJD8m4duF/PNlS g3OxXft3O2blQl9c+VdcE0J2vU3IZiR+VUpgeQf95dyv+tMLb5reGGNamSHy+j94UOgD N1BdDI3/mRqBJzao8UCXOub37LVxMrEOsNrJ1XZTpJ6X91NucUqhElBa0okNsTzxeVDe w23y8CsgJ5MCtiMcM/Izy7Unjlx74ZLvchOgt38OzPNqmC3Lzpr3zMRiqo0sPP6gEBxs ociw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:message-id:date:subject:cc:to :from:dkim-signature; bh=4pZOMwyr2hwzaUj40ZVhYpFDGz/sIQRcQffypVbkwQg=; b=IJP5Obw0oxIH8DKCSTa8MFOiuj3uzFdkd9o6snIHND+OhcfhCqJI36CEZbEszzQ/3x 8yCv3aiUOtvdIZYuFg/brTo9wFutIgoLKIJ0V4ibd82cH0SUxEO2ZHVVP7plC302nQxe Hl9fVO/kKOrvN/nqEjWFGt+tFR8jkWOcz6tMgolNb43eAGIQlMmr27FomRzAhcgXPggM GdkaOlZ6Os2RwVHh5NP8BLwMcAu6hh7qgQzsDbac1XkApMI61XO//0xi8gDLCATP6GmR 8Ml5o+tU3rWdY9SjHoMq4/rgS8y1lThTPy8+VKLPkfQ9QNdryvAR2alGupAH/O1B4Wu6 kEFw== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=qdr27dMf; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :list-post:list-help:list-archive:list-unsubscribe; bh=4pZOMwyr2hwzaUj40ZVhYpFDGz/sIQRcQffypVbkwQg=; b=cjnq9N0+okEw01dSTbj0dc+2uzwZxAshC5acoIt06rsP620cEM0doEeRJVi+X3zE9L TFVhulPVvE9rPneJ8JUIEKsmy9qJugxrS6wwsLvIDBpfXY36ttWI8tlwb3eYeIHV6jKz oFGtmmLaCGgrPp2YgnBiaTXiemnzqgwzitRP4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :x-original-sender:x-original-authentication-results:precedence :mailing-list:list-id:x-spam-checked-in-group:list-post:list-help :list-archive:list-unsubscribe; bh=4pZOMwyr2hwzaUj40ZVhYpFDGz/sIQRcQffypVbkwQg=; b=X/RasfPJS+tLMvSSMkDNOSt+odNssDGYw6uJSxTwyTvwpAB04EtUhXKdUhrqGTwoxi NgB9eaeH4WLUmqwjJlWScnHvOaqUHxcQxQn9xGuy7z0jDgQsvLpIN5rcYhlw8cLaNXWE orCOY3fsdXr05hBsjJ4hQUEmETGnEA9vzX+wSYxFCyxT1yR6sFTFMqNjoVkuQuQoAYEZ dUXl2u5vLVekH0rzOPiAqioCScsiw0PR9XPAxTUVcqZPMbTTpJ1jAPOU6YtY6ntY4feG ezmISb6GfywWJuEiWqdVXn5pIsqB2zbulZhpmPBDibihuTABHJDFoJNIQicEhhRHDKGg +v1g== X-Gm-Message-State: AOAM530QF0jdVCYyPwprQ5u1Ud/zNZvtuIGcL7398FqZ9r1asJBngfZU 9jb7Nk2/9vB5SQ8ZAGSi+3vyFo+9 X-Google-Smtp-Source: ABdhPJwuxLGAN5yIO44Kd8OlEERXoN/vm/NuvGKTl4r+UYiiKx1chQKbOdVa9ZtIXOhltTx+iNAjqg== X-Received: by 2002:a63:e203:: with SMTP id q3mr381788pgh.325.1615911743379; Tue, 16 Mar 2021 09:22:23 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:902:930c:: with SMTP id bc12ls6619663plb.10.gmail; Tue, 16 Mar 2021 09:22:22 -0700 (PDT) X-Received: by 2002:a17:90a:b63:: with SMTP id 90mr457023pjq.124.1615911742758; Tue, 16 Mar 2021 09:22:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1615911742; cv=none; d=google.com; s=arc-20160816; b=fhvjRR60B/BamhlfszHEpqVQjFSAeJIRSuBqjU632Em5tJAR1d1HBMlKeLp2Pil37j 9t93nfjNWCfENkEiQmvKmSghdC2BPMT0YxJlXTJ6ooQZ1pgpUvcl6kRg83SnkkmYJirN vnOfntML5Ql/grPx0a2xYxO/3uBqD1S8NqQ/X28X7aJc8N06yrKJFkMBonr1YCf5vEwD nWdoCXxk9rflnE+pNE54UWH4AtVLiaeSVFOpXlSdf1fCMuumkVq+U7gPTVdB/1mq5wQ/ 97EUkaYMy2B4b9FNDsnCvI8LXMeggc95Oxg8oJ4Vd2XWIzkOVO4I8d4D6lxrUlwZH3Na KHZw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dkim-signature; bh=INmsnQxAq8g5OrJ9EkOyCLROnQhkLRWslWjBn0eWgHc=; b=Ct1XtGSOJUfeP85R2ow+ByUUkkmCNeChNpjLdjoENnL7xC1UDN5XiwmApBj9QcTAbS dPYc1HY8XPELIbMhX3K77UvO+bFOwZCGUDj+Kqls5bM13R+9zgZsPUeoAQK1BzvvnW8S SfIcIX4nChWe9oUpiVmGTXt92a4QWQq0naLdUebNcuku3zTcShcEJ6DCDGpc5/vekuaE 1z+lAQks47u3fHs5IJ4p51eTS1LAOveb5BzPf1Y5Kz2DRJg9ki1O5GFkSMLUqpl9r0H7 yZERdbpnLo4jT3ot5lC9i+RWFa/JJBXCcpygY40mUadYQ24oHONJ8fq7m4S8S3Z8mQu5 fseA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=qdr27dMf; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id m13sor8062685pfa.69.2021.03.16.09.22.22 for (Google Transport Security); Tue, 16 Mar 2021 09:22:22 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:aa7:980a:0:b029:20c:5402:5de9 with SMTP id e10-20020aa7980a0000b029020c54025de9mr227094pfl.18.1615911742150; Tue, 16 Mar 2021 09:22:22 -0700 (PDT) Received: from localhost.localdomain ([2405:201:c00a:a884:9de:273e:6ee1:9865]) by smtp.gmail.com with ESMTPSA id k27sm17678240pfg.95.2021.03.16.09.22.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 16 Mar 2021 09:22:21 -0700 (PDT) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH v3 0/8] stm32: Add Engicam STM32MP1 SoM Date: Tue, 16 Mar 2021 21:51:59 +0530 Message-Id: <20210316162207.35641-1-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=qdr27dMf; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Patch series for Engicam i.Core and MicroGEA SoM and it's associated carrier board dts(i) support. Changes for v3: - collect Patrick Delaunay r-b - fixed comments from Patrick Delaunay Changes for v2: - add Linux dts commit ids in commit messages - drop CONFIG_BOARD_EARLY_INIT_F - order dts files in Makefile - collect Patrice r-b Any inputs? Jagan. Jagan Teki (8): ARM: dts: stm32: Add Engicam i.Core STM32MP1 SoM ARM: dts: stm32: Add Engicam i.Core STM32MP1 1X4Gb DDR3 ARM: stm32: Imply SPL_SPI_LOAD board: stm32: Add Engicam i.Core STM32MP1 EDIMM2.2 Starter Kit board: stm32: Add Engicam i.Core STM32MP1 C.TOUCH 2.0 ARM: dts: stm32: Add Engicam MicroGEA STM32MP1 Micro SoM board: stm32: Add Engicam MicroGEA STM32MP1 MicroDev 2.0 board board: stm32: Add Engicam MicroGEA STM32MP1 MicroDev 2.0 7" OF arch/arm/dts/Makefile | 4 + .../stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi | 119 +++++++++++ ...2mp157a-icore-stm32mp1-ctouch2-u-boot.dtsi | 51 +++++ .../stm32mp157a-icore-stm32mp1-ctouch2.dts | 47 +++++ ...mp157a-icore-stm32mp1-edimm2.2-u-boot.dtsi | 51 +++++ .../stm32mp157a-icore-stm32mp1-edimm2.2.dts | 47 +++++ .../stm32mp157a-icore-stm32mp1-u-boot.dtsi | 146 +++++++++++++ arch/arm/dts/stm32mp157a-icore-stm32mp1.dtsi | 196 ++++++++++++++++++ ...rogea-stm32mp1-microdev2.0-of7-u-boot.dtsi | 51 +++++ ...157a-microgea-stm32mp1-microdev2.0-of7.dts | 154 ++++++++++++++ ...-microgea-stm32mp1-microdev2.0-u-boot.dtsi | 51 +++++ ...32mp157a-microgea-stm32mp1-microdev2.0.dts | 55 +++++ .../stm32mp157a-microgea-stm32mp1-u-boot.dtsi | 118 +++++++++++ .../dts/stm32mp157a-microgea-stm32mp1.dtsi | 148 +++++++++++++ arch/arm/mach-stm32mp/Kconfig | 54 ++++- board/engicam/stm32mp1/Kconfig | 12 ++ board/engicam/stm32mp1/MAINTAINERS | 26 +++ board/engicam/stm32mp1/Makefile | 10 + board/engicam/stm32mp1/spl.c | 48 +++++ board/engicam/stm32mp1/stm32mp1.c | 125 +++++++++++ ...stm32mp15-icore-stm32mp1-ctouch2_defconfig | 79 +++++++ ...tm32mp15-icore-stm32mp1-edimm2.2_defconfig | 79 +++++++ ...-microgea-stm32mp1-microdev2-of7_defconfig | 79 +++++++ ...mp15-microgea-stm32mp1-microdev2_defconfig | 79 +++++++ 24 files changed, 1828 insertions(+), 1 deletion(-) create mode 100644 arch/arm/dts/stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi create mode 100644 arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2-u-boot.dtsi create mode 100644 arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2.dts create mode 100644 arch/arm/dts/stm32mp157a-icore-stm32mp1-edimm2.2-u-boot.dtsi create mode 100644 arch/arm/dts/stm32mp157a-icore-stm32mp1-edimm2.2.dts create mode 100644 arch/arm/dts/stm32mp157a-icore-stm32mp1-u-boot.dtsi create mode 100644 arch/arm/dts/stm32mp157a-icore-stm32mp1.dtsi create mode 100644 arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7-u-boot.dtsi create mode 100644 arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dts create mode 100644 arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-u-boot.dtsi create mode 100644 arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0.dts create mode 100644 arch/arm/dts/stm32mp157a-microgea-stm32mp1-u-boot.dtsi create mode 100644 arch/arm/dts/stm32mp157a-microgea-stm32mp1.dtsi create mode 100644 board/engicam/stm32mp1/Kconfig create mode 100644 board/engicam/stm32mp1/MAINTAINERS create mode 100644 board/engicam/stm32mp1/Makefile create mode 100644 board/engicam/stm32mp1/spl.c create mode 100644 board/engicam/stm32mp1/stm32mp1.c create mode 100644 configs/stm32mp15-icore-stm32mp1-ctouch2_defconfig create mode 100644 configs/stm32mp15-icore-stm32mp1-edimm2.2_defconfig create mode 100644 configs/stm32mp15-microgea-stm32mp1-microdev2-of7_defconfig create mode 100644 configs/stm32mp15-microgea-stm32mp1-microdev2_defconfig