From patchwork Sun Oct 2 06:45:36 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 2412 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 4A4B53F331 for ; Sun, 2 Oct 2022 08:45:45 +0200 (CEST) Received: by mail-ed1-f70.google.com with SMTP id f18-20020a056402355200b0045115517911sf6599184edd.14 for ; Sat, 01 Oct 2022 23:45:45 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1664693145; cv=pass; d=google.com; s=arc-20160816; b=WtY1ChC+gDTg7/mJWp6m/4M0OCBS2eyFgeONd2PDHH/06bUUAEX/nPHjDrZLaI12tn YfaSnZBSamZSp4jVZpJEM5Wv17awz7YKYAaDScSP2iLxViogjcDDyUnD4NJFg+3+BD3R DON7HViwhaaLwzLE5+Ohy1uEyiJBxshLkNmaSSrYD4ggSl34aijXwbgYD4Nsj9+yLISy kC5CNmQ8001UGoEc/9evr0BeSPCS0m3MJ94UB4xodDaFscRw/fuieOY/939I3To7Y6D3 PzqxvZphEb5u8Ikz9dTE1glEfPjuPJkT4Xt9l1dFiKAkSzwS23taSMzHwzuGX12vt0Dz AbuA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:message-id:date:subject:cc:to :from:dkim-signature; bh=3jD98Qi29dJyr6/bSVQ/1IXBtrwsOPpb9prBzFBbetE=; b=XJiVSY6It/ON2WijoiCW595gh6amxS91i0TwRk3rJ+QWpVmwOsuqCVXYLA1a1JGg1V Kx0nJWkgk4od2f3ioMVVi4rp/7BjWsFM42ZXHdUCIGEG5VOv4/1yZnljpOXi7IAAE/mH neT3ueOKz86ECBPN43qz8oORcOUa2mMDYgZ+TcYZSYBn0g7XJvpoO4igZ9P18MnCqkIt B6aWMEvqQNQVZI/pTO+n21OdnlHcnRruYtBEQdJWB6/ffvkTbBruVQw6UOejuyeI5b5w CvGdMkzJPykNu0MPTNDQqG1V5qi4vr964yg9/JXL6V0yojhvlYD5IaJ1wvIKJCeAR4ze BBzw== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=PODqI7Et; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:message-id:date:subject:cc:to:from :from:to:cc:subject:date; bh=3jD98Qi29dJyr6/bSVQ/1IXBtrwsOPpb9prBzFBbetE=; b=HS4A7UfSjmjnOliPt6f+0H3dCwXPNifSTl4vGkX9Sg6ucfLuh/DY2PcB8Gig0NIp5q 0n+NQqSA5nW25Ktp2rrh2FlK13sW0+koWosBO24DoZEqXxqlMbbrqrgxsbnvepU55wuP 1PTNujtYfAHZFc1c4EnodOkv7myekmRfYH5o4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date; bh=3jD98Qi29dJyr6/bSVQ/1IXBtrwsOPpb9prBzFBbetE=; b=gc19gwqpiX+Xq7xixpbZa7+WusgVz4aGUgy9fiRsrbQGmdL1KnQyJth+c+1xMAlxtE kasdIczLcW0wjdi6QU/HyfI6Z/mVE1aW9IWt44MXxL8hJUFiuzXdfCeVJW5lC9bb5wrv c4KdPlUQKf0Qs+/YU3Db34CTTDhCVRebi6QLA+3jMJKs5g98FJpAdsL3vMUw4ixa+WE/ 5Rfz2NYCF1cKnKjTw4NjNc5ahLSrBGlIF2YM0GkjQmJV8bedjgb2X3bDUvw3moP5ET62 NjdEdaVgDmKP+LwkQVmo43pnclBGpHDHoSNmlTVvBlnikVS4JzLics5b0B88K+QI79kr 6k2Q== X-Gm-Message-State: ACrzQf0UhUwIyD+AdBvM/nj+1kZ081wIn6J+WE5oQaBhrgbkzEEQWSCt O8dUC1fQ7KuD/zeYmtQ0AHa2CUuu X-Google-Smtp-Source: AMsMyM7L+RGI6XYOUl5RnygJeV+t4JAUCoZNZrwhGPJCv0MlHOq/2ehGuX0EyK5pRjfrQJpUmtMayQ== X-Received: by 2002:a05:6402:909:b0:435:a8b:5232 with SMTP id g9-20020a056402090900b004350a8b5232mr14016371edz.240.1664693144910; Sat, 01 Oct 2022 23:45:44 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:51d0:b0:43d:b3c4:cd21 with SMTP id r16-20020a05640251d000b0043db3c4cd21ls7950301edd.2.-pod-prod-gmail; Sat, 01 Oct 2022 23:45:43 -0700 (PDT) X-Received: by 2002:a05:6402:51cb:b0:451:6ede:88e3 with SMTP id r11-20020a05640251cb00b004516ede88e3mr13688334edd.45.1664693143486; Sat, 01 Oct 2022 23:45:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1664693143; cv=none; d=google.com; s=arc-20160816; b=RZma6PGkBeJS0M65I0nvwTEOXQjRAB2ueh8+/+uESU/JwgvFVujcJO4e9J2cvRMc4N prJqQqu09MYFQq0eSsWXlcbImCyyoyvCKZMFd2OLP4XLNlx7AZsoUmXPXpltjp3xl+UO 2zThYKQaAztHQlpNpRdnbZxz6MLW1zd5w2aiEdsV/ncmdvcIUPqFoKnub9NUnLXaANmo btOVRLPBL0fo2g8xFfICtLvbdN2qI1O6N2GqrhT88bnJPnR5yY/qPHp84DR0iZJRF9A+ 0b/oLa29hTI63Tgj425tvge9LgUuE8ZMI5M8MmQc75hr3tTmGYCf32Vt+p+e5LndLE+c Jj1Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dkim-signature; bh=8DoxyrrNurSSCa9HyAR/BM9iY3WZi9m5+lPpxJ0Uuwo=; b=s3N7N7LQzBMUNuh5FkPqdBWjGLHagH18QJEI5LEtPcwG0PX3Me2mKy5B3TzkUsMtDJ 0SsqDpGXL57bjspvUAnoiDmpASSUI1trD9t5WqE3KBd4kwznsT3u4Fm8ZIuXiZjIinQd PrOayOHs/wC79CB4GOA/VoD9JJ3yxQZOoFg+Bme9nVtMMxEJJNFSAMVObxZpxxXmd1E/ PRqcp5nTRMjjl2a7lQtskAOkbpwG6GBHsGzK9ZJnGPyitgmQTn5wTNPkr+nlU3odGjdu DXjB5FMAkE+1ffZqWQrfn/G5Z7xs+wDScHAvl6UVp9cfG8E+X70zCdz090DL0nI/djK8 d/3Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=PODqI7Et; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id o19-20020a170906601300b0077084935c9esor2218722ejj.61.2022.10.01.23.45.43 for (Google Transport Security); Sat, 01 Oct 2022 23:45:43 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:906:5d16:b0:783:78d5:e47a with SMTP id g22-20020a1709065d1600b0078378d5e47amr11572855ejt.453.1664693143152; Sat, 01 Oct 2022 23:45:43 -0700 (PDT) Received: from panicking.. ([109.52.206.103]) by smtp.gmail.com with ESMTPSA id 26-20020a170906329a00b0077f5e96129fsm3569894ejw.158.2022.10.01.23.45.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 01 Oct 2022 23:45:42 -0700 (PDT) From: Michael Trimarchi To: Sandy Huang , =?utf-8?q?Heiko_St=C3=BCbner?= , David Airlie , Daniel Vetter Cc: Kishon Vijay Abraham I , Vinod Koul , dri-devel@lists.freedesktop.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-amarula@amarulasolutions.com Subject: [RFC PATCH 0/4] Add RGB ttl connection on rockchip phy Date: Sun, 2 Oct 2022 08:45:36 +0200 Message-Id: <20221002064540.2500257-1-michael@amarulasolutions.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=PODqI7Et; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , The rockchip phy can be convigured in ttl mode. The phy is shared between lvds, dsi, ttl. The configuration that now I'm able to support has the display output on some set of pins on standard vop output and a set of pins using the ttl phy. The solution is not clean as I would like to have because some register that are used to enable the TTL, are in the same register area of the dsi controller. In order to test I must add the following dsi_dphy: phy@ff2e0000 { reg = <0x0 0xff2e0000 0x0 0x10000>, <0x0 0xff450000 0x0 0x10000>; ... } The problem here is the second region I have added is the same of dsi logic. Only one register is needed by the the phy driver Michael Trimarchi (4): phy: add PHY_MODE_TTL phy: rockchip: Add inno_is_valid_phy_mode phy: rockchip: Implement TTY phy mode drm/rockchip: rgb: Add dphy connection to rgb output drivers/gpu/drm/rockchip/rockchip_rgb.c | 18 +++++ .../phy/rockchip/phy-rockchip-inno-dsidphy.c | 72 +++++++++++++++++++ include/linux/phy/phy.h | 3 +- 3 files changed, 92 insertions(+), 1 deletion(-)