From patchwork Tue Jun 30 09:24:29 2026 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 4717 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-wm1-f69.google.com (mail-wm1-f69.google.com [209.85.128.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 2A5053FAEE for ; Tue, 30 Jun 2026 11:26:40 +0200 (CEST) Received: by mail-wm1-f69.google.com with SMTP id 5b1f17b1804b1-490a060eb84sf31234315e9.0 for ; Tue, 30 Jun 2026 02:26:40 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1782811599; cv=pass; d=google.com; s=arc-20260327; b=UYJg/qtcv2JlBEmVoveVOZxF5bQczUDBMg3ECFFpKYhYfJfK0K6v4zGHYPxrPvXbO5 xeOSFkUPUz+GiZHae5MLW9AHzitheFoLwBwtP9JOrYz0iY3IgQ1u5jzRwGsn6uBoaC0G HPyPK94NL2VbRdJza2nnRmNPA2Nazws+UF8GBwl5AD9VBeS11v3wsu7hkWoWnnlojXxY plF4xP1Vm7LLr+xqvWjVaq9og+OhR12sVxbIRSdh7C/UeHQpc7bt/d8/s+S/v8n7xcuH RKmWUefH881SHrUpz3aewzHKeNViZhKAYDPjbme2WLUQypyNMHo0fNCI87zrGHX8wrf/ DYaA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20260327; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:message-id:date:subject:cc:to :from:dkim-signature; bh=YZGjA95YoXn5u0w1ka939IT6V8ZEmj+maOqRNg7XCjU=; fh=Bxz0BPPasEgnmC3WRQ9GGPGwOPMuGBgKALXMDlry8Tg=; b=CIUgG/89IWrdOcGaIeO+Le7rne7BqSFPW5ykNwkL437wVPwADw/rcI960zMB8W2fyv 3bmEnb9+AZEYUi8lt8BOjkGuA3k0wC9BANsoF0OXaNRDrqmTDdCbwjIYe+0zSGu/oFI1 kMWJVSA9TX7VCmy+c87SFoYxolYknA/Pud92EUujPy49tHAVitbddJd7/ZHOTsy89Bq8 4VZwUZIL1UeC/Grsyz546v5PKJF3ixfv1DvYU1onlVsDJG8Cq9mfpi18OZtZ4wBTTwy0 1RAVStCqHJoU1rrQonCZ0YM1fm7dX/J86P6hSY30wAZLXaoBUgkhSP64wmv7ZHd39gDq gk/Q==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=rVpY+hyG; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1782811599; x=1783416399; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:message-id:date:subject:cc:to:from :from:to:cc:subject:date:message-id:reply-to; bh=YZGjA95YoXn5u0w1ka939IT6V8ZEmj+maOqRNg7XCjU=; b=K1YYbyiOMj1Ik1SfdgXU5bKgWcNQB5FUg/yB5iqXDfMf+q5heyA4uS7ExV/hN2e5BI uX+YYmCxTS5FP0+e4W8f7fLCSdYKN09ApfncrmxyLbcRoxZkbmMALXKFbBkB6jUv1Tq3 7AzKPZir7M4iXNC7uGu51YmYPhpgA4zUI0Pzw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1782811599; x=1783416399; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :message-id:date:subject:cc:to:from:x-gm-gg:x-beenthere :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=YZGjA95YoXn5u0w1ka939IT6V8ZEmj+maOqRNg7XCjU=; b=VaGr0sZ0SijcuK3cfG7RLOQxSWAIgU3CVypz310JkCJlauJ7Im3iK0QL4KVwQhRNlw xfS8sqAgSA7zjwhkfDhtjBNAVk6Ucx9H7YNivd9uSiRA2LkK4zPukoSMlEzM8HRHFPTh A3R//52GAvGSmFz28zUCZupccbOBUjddC0Mw3eLOXDzEnDmCpVlzWIZac4DlWp8tg8Yq 15MXhllrrTLOQx7OeqiZg+Xu2xjeelAGcxC/KhEBpaOgSGrs1zQ5sgIqGua2AsgINqkp wlQvsWSnejF+8hogpb1InhfROlQakUI139KIVRHFog79spYm/bDlioTEVZWlF/FdXz0K sYiA== X-Forwarded-Encrypted: i=2; AFNElJ+Oow4qf6XFYxHbjASLAlD4P/TAjFYkmnkFmMpwnYn6+qxLjIWTv/Tw64nCzK6bcT8yGIFZzlj4Kh5nDPgf@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YzYuQJG79/+ncElQ5e+c9MB1cqN0ncpKDd9wrm8ATfIFo0aosRw bYFepESOzyNDUNFXTHZgp3oJyPsSOC/jGgV1PkyVsBel9UsOv6P4+FhgN9S8s8QesbOu+Q== X-Received: by 2002:a05:600c:4747:b0:490:a1dc:e542 with SMTP id 5b1f17b1804b1-493b827db4dmr41591835e9.6.1782811599410; Tue, 30 Jun 2026 02:26:39 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com; h="AX0PUUfhen+wpMLTid219m8hrfZjJYV4NOIeiECgARILQ3I5YQ==" Received: by 2002:a05:6000:2406:b0:474:b262:2b42 with SMTP id ffacd0b85a97d-474b262301els1158991f8f.2.-pod-prod-03-eu; Tue, 30 Jun 2026 02:26:38 -0700 (PDT) X-Received: by 2002:a05:6000:186b:b0:46c:8f47:3b5a with SMTP id ffacd0b85a97d-475521c867dmr3758559f8f.23.1782811597609; Tue, 30 Jun 2026 02:26:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1782811597; cv=none; d=google.com; s=arc-20260327; b=NbOYx2XPz0sLZHUJfq8/VjQmt+PqMZB+Hj8Et1nTcM3smF5SYsW557wpaRB9qBsHDp hLtWPBjYX4/VKaWUJmE/1FiYkeF9Pb9jLK0hLpZJMsgbIbgEC/94oRpVL+AiFnW7b15L NlJ6ZMP5dlT4Ac3ZJONlKIyWYKDih8MAfyGd3IpKutuSW9ww/8rbvKI2gRTGWfoEXeVh VCAodShTOX/Q8ERObievv3ATHZmcxmG2KjYxb5M2/IZpgrm8slms4Z+gYL6i0m7lLGm4 K9KbXV207tEjAV1Y3R+o6ysag6iI/9aNwI9aDZLVF1T3KEnTyLYWxOTzSgtzdaGh9ys/ JZ8g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20260327; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dkim-signature; bh=PY4raSb+03Q151+o910Ev5GEEhs0CuyMwWR2MvgczUQ=; fh=o2YSYaTX3PxxacWOiXWw3y2IWgfzsMtzzUrNQedWSQk=; b=oCLwrQrYna4g9iAvNQFqoL1i3ySjejjP936fI8EHe+04KA5lpAsmO5IZ1MYs7O6kLy RQZriMCEKlAbA2Yyx5UDfV/3jdZXuywsd0T0IbyVvZQp9BIB7Ajcrk2IMG0exi8zHGIq Y5yugEsUfP98g6KOP1Qt7XfbjU93RG6FEhLWZ2Knsk5wnXcqznDMrS/zODmKHRMu8qNK k+jAU2QSwybJ8CxiDDWv3kp7m3YMMrf7Xu0jMxARBL0uMI+OXADLGIfEuLMVNuFT2s6h Pw64kVfFfI/3re/8S6WurCs0YHGEPCxGW+46H+xE16DMjBNGekzpbK6SI1dQsrI9poeR d6Ag==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=rVpY+hyG; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id ffacd0b85a97d-47563d19457sor299611f8f.2.2026.06.30.02.26.37 for (Google Transport Security); Tue, 30 Jun 2026 02:26:37 -0700 (PDT) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: AfdE7cmVUBQ5yLMCicj6d7PgekeUXe5cQnksci9hFHHzOamdg39u8mzJFob4aJFZipn tale1CkoIo/mCwxtaWv5EoNtN/zJFMPvRc0otjgGAXuQdfsCSPcOw/R/aUgNn0LVYib7v/dChv8 5lKtfFziyFV1BLAA0O6Ii8MUm3v4IFNotSukXlDiDPmkbg2zj26oN6ghDvN4w2/tMF++dFBN/eV 3M7+PnMGIROZmDxJMvDCRaQ3cf47FbiYdD47P2VlLSUUgk/iqOnLElfzW7tY2pUdHzJm32YGzqD /ZpYQdk/RRQuz/fKVJmNKJR4Vw3m8YXMAQlKIDs9GhZlx01E5kTUaY+a2KkLKEDBcfZ6ac/ubaw NwJbqa1v9ES4o3TWDeUS9UR0Tw6/FKCe9zTggP7dnSjhCrX3lfZoPM6SBLLU3UK5NQNIZQR+B4T Ib8LvoY05HlZszCp0lNoCBTspqgtCFCVhkk3SwY618bbQgDf/ZHKnAE4lBg6W3z2kBVxIq/Xo5i FYi0+FW7mozq9bFDGS7Ddg2a7Hci3NIqMCTnZSe2NUm/1Idj76bLy0zKlnWU3CkOEDMVtx+e5PB L/1FOQ2Bm0Rb2g== X-Received: by 2002:a05:6000:298e:10b0:470:13e1:9904 with SMTP id ffacd0b85a97d-47550ac1013mr2447885f8f.14.1782811597042; Tue, 30 Jun 2026 02:26:37 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-47567a6f0ddsm5669083f8f.37.2026.06.30.02.26.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 30 Jun 2026 02:26:36 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, francesco.utel@engicam.com, michael@amarulasolutions.com, domenico.acri@engicam.com, Dario Binacchi , Alexandre Torgue , Amelie Delaunay , Arnd Bergmann , Bjorn Andersson , Christophe Parant , Conor Dooley , Dmitry Baryshkov , Eric Biggers , Geert Uytterhoeven , Himanshu Bhavani , Krzysztof Kozlowski , Krzysztof Kozlowski , Luca Weiss , Maxime Coquelin , Michal Simek , Rob Herring , Sven Peter , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v6 00/16] arm64: support Engicam MicroGEA-STM32MP257-RMM board Date: Tue, 30 Jun 2026 11:24:29 +0200 Message-ID: <20260630092628.1695560-1-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=rVpY+hyG; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This series adds initial support for the Engicam MicroGEA-STM32MP257-RMM board based on the MicroGEA-STM32MP257 SoM. The support includes device tree descriptions for both the SoM and the carrier board, together with the required pinctrl definitions for the peripherals used. The series also updates the arm64 defconfig accordingly. Changes in v6: - Update arch/arm64/configs/defconfig to match the current upstream defconfig after merge window changes (no functional changes). Changes in v5: - Add patch 2/16 arm64: dts: st: add power-domains to sdmmc1 on stm32mp231 - Add patch 3/16 arm64: dts: st: add power-domains to sdmmc1 on stm32mp251 - Increase slew-rate to <1> of ltdc pins to support the 27 MHz pixel clock and prevent timing violations. - Change SDMMC2_CK pin bias from pull-up to bias-disable to avoid signal integrity issues on the clock line - Fix touchscreen resolution to 480x854 - Fix SPI1 CS0 polarity to GPIO_ACTIVE_LOW Changes in v4: - Drop inclusion of stm32mp25xf.dtsi from stm32mp257-engicam-microgea.dtsi Changes in v3: - Add power-domains property in the SDMMC2 node. - Drop patch "arm64: defconfig: cleanup the defconfig" Changes in v2: - Add Acked-by of Conor Dooley for patch 0/1 "dt-bindings: arm: stm32: support Engicam MicroGEA-STM32MP257-RMM board" - Add resets property to dts CAN node. Suggested by Sashiko. - Drop the clocks property from the sai1 node in stm32mp257-engicam-microgea-rmm.dts to avoid overriding the peripheral bus clock reference defined in the base SoC device tree. Suggested by Sashiko. - Reference the existing labeled nodes directly at the root level using &sai1a and &sai1b in stm32mp257-engicam-microgea-rmm.dts instead of redefining the entire node structure and redeclaring the labels. Suggested by Sashiko. - Drop the #clock-cells property from sai1a and remove the reference to sai1a from the clocks array in sai1b, relying strictly on the st,sync property to handle internal synchronization. Dario Binacchi (16): dt-bindings: arm: stm32: support Engicam MicroGEA-STM32MP257-RMM board arm64: dts: st: add power-domains to sdmmc1 on stm32mp231 arm64: dts: st: add power-domains to sdmmc1 on stm32mp251 arm64: dts: st: add SDMMC2 support on stm32mp25 arm64: dts: st: add CAN1 support on stm32mp25 arm64: dts: st: add i2c1 pins for stm32mp25 arm64: dts: st: add ltdc pins for stm32mp25 arm64: dts: st: add can1 pins for stm32mp25 arm64: dts: st: add pwm2/pwm4 pins for stm32mp25 arm64: dts: st: add sai1 pins for stm32mp25 arm64: dts: st: add sdmmc2 pins for stm32mp25 arm64: dts: st: add spi1 pins for stm32mp25 arm64: dts: st: add usart1 pins for stm32mp25 arm64: dts: st: support Engicam MicroGEA-STM32MP257 SoM arm64: dts: st: support Engicam MicroGEA-STM32MP257-RMM board arm64: defconfig: enable configs for Engicam MicroGEA-STM32MP257-RMM .../devicetree/bindings/arm/stm32/stm32.yaml | 7 + arch/arm64/boot/dts/st/Makefile | 1 + arch/arm64/boot/dts/st/stm32mp231.dtsi | 1 + arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 328 ++++++++++++++++++ arch/arm64/boot/dts/st/stm32mp251.dtsi | 17 + arch/arm64/boot/dts/st/stm32mp253.dtsi | 16 + .../st/stm32mp257-engicam-microgea-rmm.dts | 319 +++++++++++++++++ .../dts/st/stm32mp257-engicam-microgea.dtsi | 63 ++++ arch/arm64/configs/defconfig | 4 + 9 files changed, 756 insertions(+) create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea-rmm.dts create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi