From patchwork Fri Jul 3 06:48:50 2026 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 4734 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 472763F262 for ; Fri, 3 Jul 2026 08:51:32 +0200 (CEST) Received: by mail-ed1-f71.google.com with SMTP id 4fb4d7f45d1cf-698adbebe79sf322077a12.0 for ; Thu, 02 Jul 2026 23:51:32 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1783061492; cv=pass; d=google.com; s=arc-20260327; b=kE8katNSRFtG7nQa9gaYUVa3o+D4IX7DcTo2k0E2ThdY0LkFCqureIqrlqk3EKsdVe d+bPO7KmEpmBAoIjRpKIyOZC0zvXG7TKJvx98m51/l/6XWmhJ8ljEh9sBgpZEQcDmrIH hBl31Rq6LzGLakp+x3qxoWGi/l33rGc8xQR/u+V7DA0/rtZmlY32P5fpAGlc4mCBQlQ2 iDDiXWgo/kk0hJbeJcXb2poOM+n4RdM7VmjJymHASL3kt0vjgkHpeHa9vIvpJtc8sSiD CMiGawo2t0tA7dGiBxCjWQ9uWRAwC9CH7bdwX2tym9xBnFIGsH6qp3vwsY+Q+PEcH2KE Go9Q== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20260327; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:message-id:date:subject:cc:to :from:dkim-signature; bh=KFK35c0/CyeQnMbJEN0N7UI5qWupjikeYmrjFCqSgLw=; fh=AnnLV6y7E2/hHH6YZt0ovrKmFrd8wfUV4qAU6GpRVQc=; b=H30mxI6MVV6goSqqKVXZ4nwOuUZXdsfZSekdRD3+8bY8FhvHW5IeizrxZR6nTYW2EP TZcJqvQQQY2dYdIvdihLDfM2zqyLX4g6/3eEmFMko/StMebU9fMGtAeFmWv0xvNgJge+ O75xojGttySKG/7VlIDEL158QVw7zwm/1iD7cZsxTIaOfiv4t4lzecoZ4FG5ZH/Ri6vF iheFqS8rZNs81hWecmzkxb35PHoevXal3ZUrRqjFrlxe5izdM5xvzj0kQ+gDKWCokdNK j++oh2jzun8o1ZydspJDdpzwksq/XZFCGhYtBwJBZwwXsXAMpAo3JD2MS8bgMmhVPSJo GmGA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=kdnwlJpU; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1783061492; x=1783666292; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:message-id:date:subject:cc:to:from :from:to:cc:subject:date:message-id:reply-to; bh=KFK35c0/CyeQnMbJEN0N7UI5qWupjikeYmrjFCqSgLw=; b=eq10ZpkpZ8EOxsgLalqjk3lP1VAq064X5JWgBI3lmta0zV0d0nav05IlaedMk8BMTp x3lgOt5Ub6awmRyh2azWHfWH+iiayEEmAXCIAZLYDKdmRS0EkuN5MYg50ydpmg7Xoo3W TAyMriHGgwpCpnPd3PgS9lq1tJcdxI8Xyxyaw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1783061492; x=1783666292; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :message-id:date:subject:cc:to:from:x-gm-gg:x-beenthere :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=KFK35c0/CyeQnMbJEN0N7UI5qWupjikeYmrjFCqSgLw=; b=Y2c6h7H0PPvkbF5RS5eZVC2cD72ztOhgZjXm4KIuvg/GU6hYv5FG69CtG99r8U7ETE 8pNc4lFWcH88Lx95j1E7zeoarbh2krxdtGM6fjLjNMAzPvjANJDlQCdeNi4j9Wa4BpLq QVQOcQkQJw9f/u2HXJEzicvO9sA8AsoB8HHv0ttYNCvoqJYRfrhGzLbW9Kcwd3psfvnY pgGaVDmX4VwB9wp4iu44E4ZwXbovc5aC8xIT+kF95mQJEP2b2vyGrq35ArOQoa3bl7g/ Wz9P5BSy/mqp+uPpkCUaiSPHNNfHY2Kc+fn/COWqRpVHnfBtHtaIP4e2feT+CaQXbhZ+ 8q9g== X-Forwarded-Encrypted: i=2; AHgh+RrCjBw/ZuAZgCts+UMqIVSPxiPODRyD47QPEKzWg/qxCQXihBlm1cHzI9xef82ayf0Od9kjw+aMpkJ5yRGm@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YxpM9CjgRptgzk9D+SO4k+T0qeNOEsgTp+dmy7omY+C1UbZnLru YJUmczbPlL53exkYmA4nF9SvMD422HwgC6hGWy5gX2+T2bYVoF2ClIk19rtKKnsHR7QAwA== X-Received: by 2002:a05:6402:2b93:b0:697:eb97:a4ed with SMTP id 4fb4d7f45d1cf-698c105f538mr1132603a12.7.1783061491345; Thu, 02 Jul 2026 23:51:31 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com; h="AX0PUUevseriGsugEMBwF+sVZVOeS5D5C76wC4bg8wCxwCn4oQ==" Received: by 2002:a05:6402:5049:b0:698:aab9:412c with SMTP id 4fb4d7f45d1cf-698aab941cels798606a12.0.-pod-prod-00-eu-canary; Thu, 02 Jul 2026 23:51:29 -0700 (PDT) X-Forwarded-Encrypted: i=2; AHgh+RraANysAMpzNkdIDShlDLfTku29Yk3lT4zty40HOLw1rZW1BNKAsHIX/zBQpGnYFDO8Po7vxtTRF29/2Zef@amarulasolutions.com X-Received: by 2002:a17:907:6088:b0:c12:8a:7d7b with SMTP id a640c23a62f3a-c12c9d3db03mr113938666b.1.1783061489588; Thu, 02 Jul 2026 23:51:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1783061489; cv=none; d=google.com; s=arc-20260327; b=bjxomEInjRTyDFTMHT9R4omqFO4CpRllLVIyYcgcRdgKJjBuTbrGfg2uJlR2ThGN21 FOUrqnGSTv1V+QSwNlN+s8jL05aHCACWL4aErvZLKrWMTyKMpJv4t2lYo/vIUP0Al4Ot u9ODRxJWcJlmWbIxLB/Qlry/8bpjeR9j3uQCX8QZqrvJikUFiAEd7AuRz1XI5bXDggrs 5Tn2feVx78JpaEDz0ZkX/krbrTz72gDWxICapMqAtLkIKFKjWpjItqtcSuo74VI9lgr8 d8cuwq6bx/MRjAfKrOTLb4uMPGq8EBOqliTMQtGGwM7/29W7Qz4zlrCy6uFIc/KKaAQf wyhA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20260327; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dkim-signature; bh=NwD4Nh6jVsTYRhYeDtluByQtXRpd4fuJ0RlrPGu+G7Y=; fh=aOsKicrFhBrFMe89WMA/QyffMq2FK7EJEA9zZELQ4Cc=; b=nZMmtXOQUP1xtiqUUnvZVwYmL7vorYcAVbJnA6ZLoT3IXEP15vqMt57vKYAb1gqoUt ZP86PQWa2QU+brpTdL2BqxGiDUhD0pjvCjMpPK2qgxWS9NfoEJWFETXv0/YmoOotrHDa TabpV6Yb0ZNeCPXgajw+o3J4A+SIMSwpudtjIlOTUsj/U/C5zF2sPKmBonCTVYkFtlyg J+smVyC0lXYeMUShVh1lloOICJXcIyFagXf51OuOnGbUMXdKtYDX4dk+gG5PzP1IU3iq 0xrDVL8gAsNpeOIlkcIdrvbrJIe2x48K1WP+hdcQk0biRFRf33dwCr//EjGjIwZqLGPW qXFQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=kdnwlJpU; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-c12bd6f778asor129514866b.8.2026.07.02.23.51.29 for (Google Transport Security); Thu, 02 Jul 2026 23:51:29 -0700 (PDT) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AHgh+RqYutHJWGFAXlLFWChYh3LvBsxZrDJDx2Y2brQQXw6bUVKlraFxDFfyDZGRXI+BbtzpUTL0XtyrgbtjBFU+@amarulasolutions.com X-Gm-Gg: AfdE7cn3GBJ5KXNLuC1VXsU7PXyH9JGnnKjybC57ymf2qkJmQGSHJ78GYfRmDzUj7JK 1E4T10UN/I6JmRqPToXRzzoFSyE7QMLuUgEYEhhlTenKmnmEAcVwpktzFzQ71poBN76KM+k7Ewn RugqL97zeda4dhHFsVEiWs/37ajN3dC1mXFxjtsH+6R2NqsHl9Ja1sLclWdMzVhK+f1dadeFxVr p4Zlu7mcEwi/lazJt/eBaqoCRpV55MMSPllsNWaDLx8dy/HMT7QTzVYfx7j47bAiOU2tK9hfwDI jjF73O+qkUBzRkmzdtV39VVS8qX1ZxIfkGxQ5HuCeui/9Dd1yKyxQag6uUjrA/cnHHIq0hAJVge IQ/5XsE6XxQ7sSZxxJ39St/a14g0laYhoUA2x8PuF8UIwWd2Zg/cd0ADizPdlfPZltmIb0vcMir im1lHw7iIv2oUx2SAfZ1niV72a+X0/rRyjIsCV4qRJfWXJ8KJDbkW57iItpHI+zsE6z2MPeyARf s+TfucgC3Q= X-Received: by 2002:a17:907:c518:b0:c12:b0b7:def with SMTP id a640c23a62f3a-c12c9d6bae4mr133100966b.14.1783061489011; Thu, 02 Jul 2026 23:51:29 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.. ([2.196.43.95]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-c12b62c4695sm235462866b.44.2026.07.02.23.51.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 02 Jul 2026 23:51:27 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, francesco.utel@engicam.com, domenico.acri@engicam.com, Dario Binacchi , Alexandre Torgue , Amelie Delaunay , Arnd Bergmann , Bjorn Andersson , Christophe Parant , Conor Dooley , Dmitry Baryshkov , Eric Biggers , Geert Uytterhoeven , Himanshu Bhavani , Krzysztof Kozlowski , Krzysztof Kozlowski , Luca Weiss , Maxime Coquelin , Michal Simek , Rob Herring , Sven Peter , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v7 00/16] arm64: support Engicam MicroGEA-STM32MP257-RMM board Date: Fri, 3 Jul 2026 08:48:50 +0200 Message-ID: <20260703065110.1433283-1-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=kdnwlJpU; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This series adds initial support for the Engicam MicroGEA-STM32MP257-RMM board based on the MicroGEA-STM32MP257 SoM. The support includes device tree descriptions for both the SoM and the carrier board, together with the required pinctrl definitions for the peripherals used. The series also updates the arm64 defconfig accordingly. Changes in v7: - Add Reviewed-by tag of Olivier Moysan to patch 10/16 "arm64: dts: st: add sai1 pins for stm32mp25" - Switch CONFIG_I2C_STM32F7 and CONFIG_SPI_STM32 to modules in arch/arm64/configs/defconfig. Changes in v6: - Update arch/arm64/configs/defconfig to match the current upstream defconfig after merge window changes (no functional changes). Changes in v5: - Add patch 2/16 arm64: dts: st: add power-domains to sdmmc1 on stm32mp231 - Add patch 3/16 arm64: dts: st: add power-domains to sdmmc1 on stm32mp251 - Increase slew-rate to <1> of ltdc pins to support the 27 MHz pixel clock and prevent timing violations. - Change SDMMC2_CK pin bias from pull-up to bias-disable to avoid signal integrity issues on the clock line - Fix touchscreen resolution to 480x854 - Fix SPI1 CS0 polarity to GPIO_ACTIVE_LOW Changes in v4: - Drop inclusion of stm32mp25xf.dtsi from stm32mp257-engicam-microgea.dtsi Changes in v3: - Add power-domains property in the SDMMC2 node. - Drop patch "arm64: defconfig: cleanup the defconfig" Changes in v2: - Add Acked-by of Conor Dooley for patch 0/1 "dt-bindings: arm: stm32: support Engicam MicroGEA-STM32MP257-RMM board" - Add resets property to dts CAN node. Suggested by Sashiko. - Drop the clocks property from the sai1 node in stm32mp257-engicam-microgea-rmm.dts to avoid overriding the peripheral bus clock reference defined in the base SoC device tree. Suggested by Sashiko. - Reference the existing labeled nodes directly at the root level using &sai1a and &sai1b in stm32mp257-engicam-microgea-rmm.dts instead of redefining the entire node structure and redeclaring the labels. Suggested by Sashiko. - Drop the #clock-cells property from sai1a and remove the reference to sai1a from the clocks array in sai1b, relying strictly on the st,sync property to handle internal synchronization. Dario Binacchi (16): dt-bindings: arm: stm32: support Engicam MicroGEA-STM32MP257-RMM board arm64: dts: st: add power-domains to sdmmc1 on stm32mp231 arm64: dts: st: add power-domains to sdmmc1 on stm32mp251 arm64: dts: st: add SDMMC2 support on stm32mp25 arm64: dts: st: add CAN1 support on stm32mp25 arm64: dts: st: add i2c1 pins for stm32mp25 arm64: dts: st: add ltdc pins for stm32mp25 arm64: dts: st: add can1 pins for stm32mp25 arm64: dts: st: add pwm2/pwm4 pins for stm32mp25 arm64: dts: st: add sai1 pins for stm32mp25 arm64: dts: st: add sdmmc2 pins for stm32mp25 arm64: dts: st: add spi1 pins for stm32mp25 arm64: dts: st: add usart1 pins for stm32mp25 arm64: dts: st: support Engicam MicroGEA-STM32MP257 SoM arm64: dts: st: support Engicam MicroGEA-STM32MP257-RMM board arm64: defconfig: enable configs for Engicam MicroGEA-STM32MP257-RMM .../devicetree/bindings/arm/stm32/stm32.yaml | 7 + arch/arm64/boot/dts/st/Makefile | 1 + arch/arm64/boot/dts/st/stm32mp231.dtsi | 1 + arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 328 ++++++++++++++++++ arch/arm64/boot/dts/st/stm32mp251.dtsi | 17 + arch/arm64/boot/dts/st/stm32mp253.dtsi | 16 + .../st/stm32mp257-engicam-microgea-rmm.dts | 319 +++++++++++++++++ .../dts/st/stm32mp257-engicam-microgea.dtsi | 63 ++++ arch/arm64/configs/defconfig | 4 + 9 files changed, 756 insertions(+) create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea-rmm.dts create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi