From patchwork Wed Jul 15 06:20:17 2026 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 4756 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 121E63F1B8 for ; Wed, 15 Jul 2026 08:22:14 +0200 (CEST) Received: by mail-ed1-f71.google.com with SMTP id 4fb4d7f45d1cf-69c76c89fbcsf3840884a12.0 for ; Tue, 14 Jul 2026 23:22:14 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1784096533; cv=pass; d=google.com; s=arc-20260327; b=QhzDreN/OhLveXV9g9VkQCje1KJ2odmG3pJ6lZ3TyLndicQjIOP+TyDwQn5eu10b26 /Kbk6YKdOLa1uKHOkOCHnfRrR7cNqIF81YZkyZzXMRVNMJy3hO3Us760AoQSQ7vSO+9S iuJYbuWyqjcd9bKJ/bHymEQve94ueLXEnqLdzHIBatYN/QZnewp1B6fUezjBgcRNQYw+ nmOr9SPhGAHO/g/dr+GV18JkhKHQpx4kdMqvcjpHvy/mnv41MiK/gPtJtOso/VvCsXt3 5dHKEavFAHiU4aoSFY9P9XZFedqyUC7fhTgFTwMu5oe6R3f87EzXCID/Lm9NNOK1kgpR 0z3A== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20260327; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:message-id:date:subject:cc:to :from:dkim-signature; bh=t/kPIf7VJZaweMWt/aNY+Vo28wuJO9IkyM/ndSq7E2U=; fh=dnxVGi/X1aqlbPYOn5qezSyQgSbSrNXAsIJTonx4I5s=; b=ciONz6Pzm5hNESwXItSMOFiVIq5dx7927Ha8yTl+/sXKm8pXDkWgVf3Auvua97uAPT Vd0fz1kL9uAxJkCUjZGjHtquaDYUVqAbVofegRn8O5Ob+m0WPfT6Om0KWewaEeYIFlTN 4tPy853v25HYlKQt4JGHp6JgUPZ5wpS6Gyd+HYE0e6gMjGJhRfOw7wiZG6Zpmmba7OxW Ep4tGPYtYy5Nkx8PQuiomKH+SoiHD7wucUqFQspj53CJFzzwhO966VVcm41tzlAf5r/t UZ+ZsY0Ac6vImHyZwnYYmL3oU9g0teOcUv4izSJ9ePNGazkSjEapTxg5oPQUErAyvaS7 7Qiw==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=PFOz8J+1; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1784096533; x=1784701333; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:content-type :x-original-authentication-results:x-original-sender:mime-version :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=t/kPIf7VJZaweMWt/aNY+Vo28wuJO9IkyM/ndSq7E2U=; b=filAxPBUZEfEDUPYcsoxA5e7fcWzftFbFaXPwb35mWI0vT4QrMsSglWtFF7eSYYAA9 OtLqgsrp3W0gDkXcHJFjR6wWA206fg9wjU7r57ilYcELFZc6t4zFORj4lBE2CtJu/vvT nyNOhEN5MCEzTqw4yS5fVNmq+v6anrZ+U55AI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784096533; x=1784701333; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :content-type:x-original-authentication-results:x-original-sender :mime-version:message-id:date:subject:cc:to:from:x-gm-gg:x-beenthere :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=t/kPIf7VJZaweMWt/aNY+Vo28wuJO9IkyM/ndSq7E2U=; b=LV83ywixPFdRVyJ1R1bkRXKk3Su/RNC4obkdECJzS6NGfxt3PpX7rewM1yX+H+PWTw Ca3tsnp40sok/8guR/5kfhshwu54PsKQA8tcBDNlg07uZc1ZxSPtgdmLGdbyXVq+9a1U HZjwgShimp52S46qVk9R2yi2RaGleWmtuQCT6p7f3O3zIw2PCjpZzu7JZDNaER9v/Mri Qs0EiABEUGvKx7WRcDlOFttPwk/PfU8TxikzxvaDK6+hEFnFoEs+h6WNUvBwRrc0wP8v YlV8y+kNbhnPd9TseckM+/1V9zM8nPmPPAZZ23iROD02f67jKiFrypaMcYfQvx/kDO5r A2ng== X-Forwarded-Encrypted: i=2; AHgh+RraJUFJm1jSzXpGQh2cz4m7r55esL2XftoJOfIT4vBfd9ZLuFMi4SbA3Z45e5uGxxqGpqNSe4x+cn4slZP6@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YwAGHlIvoVsVf+c02+S0d7UAo1wmHk4A0h9n9zWEeEk3SgDHixk IY4OgpSIQ8n1rAF/K7HE0cx0A0zQvi7zuvSf6g2rYNNn1GjvKRW7ynN1fQUl1cEFWk5IUg== X-Received: by 2002:a05:6402:380f:b0:69c:811f:8f5 with SMTP id 4fb4d7f45d1cf-69cd6c6091fmr2899394a12.6.1784096533734; Tue, 14 Jul 2026 23:22:13 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com; h="Aa7YSPR80SYO/I4khFesemu144vJAqcZqNFxwUtvvQ81yIVXBQ==" Received: by 2002:a05:6402:360f:b0:695:2f69:d32b with SMTP id 4fb4d7f45d1cf-69e199c4456ls372222a12.0.-pod-prod-03-eu; Tue, 14 Jul 2026 23:22:12 -0700 (PDT) X-Forwarded-Encrypted: i=2; AHgh+Rq6RhqFKuXzYiN9IOi2VrXHp5f10nVI225YgP1+jOx5vFpi5XqMYu8ibcPEWW7a692qNCeK5ojD7P0/zuzF@amarulasolutions.com X-Received: by 2002:a17:906:7956:b0:c16:1a3:9022 with SMTP id a640c23a62f3a-c1667a4d897mr284511566b.38.1784096532040; Tue, 14 Jul 2026 23:22:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1784096532; cv=none; d=google.com; s=arc-20260327; b=lFSbDqSSd0STbV2GY0GCXN+XsC++pxSZVc/hC+MvVZkJoF/lMdybp9xbk8ONg+bX5M blWp9vX0C3/ZXdPtcNiOmhJF5OJXYOHMd5MnjgdtLOmor+brJXKvpE7MllhTNa5MJy4A v1UTZDcQYn+y+Rla+OqvV6km6Wu1F++YFqjka02WHVD5a8gdAw75g1HRojf752HLwPVY T2YO8+mI/MGu+5EzOm+mkuBLdGlZGczQOKyCgks/aKipoJ14RWKCbq9wXafEmHJ0utOs GdXK3H6G/oGFz4gAviOpzu5XfWOnZ1tPDhXgpHTnNKvEmZrHaQuDZT4q6I8qYMcdCgCG IiFQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20260327; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dkim-signature; bh=s7/O6qGB81uqhgF81zXc/vEeCCHddKD/wXemIEHEACg=; fh=PTx5jl68TZTgtZn4tbmJfAF5YfsTd+hcF/ixi5GYhgY=; b=hi+SO7760EEJrwTo15TePM4ZbfUyQwty2CLflXQ+bAEYssF5AOF9VpA1VgMBp5eGPV 4S15a+4LjXJB47Qp9erWcfrv4xLlFxHtGIAeBzCdf31TMeyz1g0D6xSFqPbwtbJuieX2 C0ZbssSbbk4pAdsadBI3BUeUlXkYLWOf0gn/5RPKbi7Uy1XtqnBH3zE+zB1W1xlfjScB HmY46Nab005aCWilmejCCLwsCXhNXmP6aCZrpkyJNLIhKHncV0hZiO9DyW+pYqDSD+d1 oXl/IYVSStXQPo6qsH5FLc+/VMNzaa0iMLCG3S3tAQqW/oSTUZ+OLShOnhJviLE9/aZh I3sA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=PFOz8J+1; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-c12d4ef692asor1027271166b.8.2026.07.14.23.22.11 for (Google Transport Security); Tue, 14 Jul 2026 23:22:11 -0700 (PDT) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AHgh+RoQKhYKkpaHSS7s73AfccCUfIq++gFlen9FP2mtla3K2qdvalXjwQ41Fzsqh04p5JL7Pk6Rxt6k51cAlHz4@amarulasolutions.com X-Gm-Gg: AfdE7clVmGCKYMEnjxzwd9f513KkVZ5y4hBmH064QpEiZMeGJ/neqAzhtpL8kDIjgUm w50uSO8HoZY02qIJeorEWEjLQzd5mHyLORpZ1aYWHDrgqs5uS8/H8pxcRu1ly2vL/d9lPLVqkoG Xk9yKJvQCAGcKk7iKwdL4bqzBDyURadkjTs/I31b/4WxycqeycdtdEonjvJql4zLzciE3raQekt xsu5GANtHLWjAc63dSzJkj8lOd1TxICQpISqhy/K+8GKzaL+ERk2zECU8gba35EvL5VYe1RXcYu GlNKtA2Xgn+6plzj48/sDo044X9ZwMrgFvczznUhcaONzfphwoGm0E6EexUfAGUjF4mOnzFIesA KqfkXnhakzI4Hrr4nLZaDquFM0gKNqKPpXOvsNHWXMkQ72+5hBarMvHQCHsLXAL5aKoxdlA6JkM DorxMW5xiiVdEle3OEb7AZu9yrqXd2xTMknQ9UkYYpYMzR8wTs0Eydkajdcg8vqV8Up3iw77Rr6 p6/IMnLVBAD X-Received: by 2002:a17:907:608f:b0:c12:d42:96b0 with SMTP id a640c23a62f3a-c1667aa9699mr327593566b.47.1784096531463; Tue, 14 Jul 2026 23:22:11 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.. ([2.196.41.101]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-c15d0c3cf1esm1028820366b.44.2026.07.14.23.22.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Jul 2026 23:22:10 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, francesco.utel@engicam.com, domenico.acri@engicam.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Alexandre Torgue , Arnd Bergmann , Bjorn Andersson , Christophe Parant , Conor Dooley , Dmitry Baryshkov , Eric Biggers , Geert Uytterhoeven , Krzysztof Kozlowski , Krzysztof Kozlowski , Luca Weiss , Maxime Coquelin , Michal Simek , Rob Herring , Sven Peter , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [RESEND PATCH v7 00/16] arm64: support Engicam MicroGEA-STM32MP257-RMM board Date: Wed, 15 Jul 2026 08:20:17 +0200 Message-ID: <20260715062201.3599458-1-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=PFOz8J+1; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This series adds initial support for the Engicam MicroGEA-STM32MP257-RMM board based on the MicroGEA-STM32MP257 SoM. The support includes device tree descriptions for both the SoM and the carrier board, together with the required pinctrl definitions for the peripherals used. The series also updates the arm64 defconfig accordingly. Changes in v7: - Add Reviewed-by tag of Olivier Moysan to patch 10/16 "arm64: dts: st: add sai1 pins for stm32mp25" - Switch CONFIG_I2C_STM32F7 and CONFIG_SPI_STM32 to modules in arch/arm64/configs/defconfig. Changes in v6: - Update arch/arm64/configs/defconfig to match the current upstream defconfig after merge window changes (no functional changes). Changes in v5: - Add patch 2/16 arm64: dts: st: add power-domains to sdmmc1 on stm32mp231 - Add patch 3/16 arm64: dts: st: add power-domains to sdmmc1 on stm32mp251 - Increase slew-rate to <1> of ltdc pins to support the 27 MHz pixel clock and prevent timing violations. - Change SDMMC2_CK pin bias from pull-up to bias-disable to avoid signal integrity issues on the clock line - Fix touchscreen resolution to 480x854 - Fix SPI1 CS0 polarity to GPIO_ACTIVE_LOW Changes in v4: - Drop inclusion of stm32mp25xf.dtsi from stm32mp257-engicam-microgea.dtsi Changes in v3: - Add power-domains property in the SDMMC2 node. - Drop patch "arm64: defconfig: cleanup the defconfig" Changes in v2: - Add Acked-by of Conor Dooley for patch 0/1 "dt-bindings: arm: stm32: support Engicam MicroGEA-STM32MP257-RMM board" - Add resets property to dts CAN node. Suggested by Sashiko. - Drop the clocks property from the sai1 node in stm32mp257-engicam-microgea-rmm.dts to avoid overriding the peripheral bus clock reference defined in the base SoC device tree. Suggested by Sashiko. - Reference the existing labeled nodes directly at the root level using &sai1a and &sai1b in stm32mp257-engicam-microgea-rmm.dts instead of redefining the entire node structure and redeclaring the labels. Suggested by Sashiko. - Drop the #clock-cells property from sai1a and remove the reference to sai1a from the clocks array in sai1b, relying strictly on the st,sync property to handle internal synchronization. Dario Binacchi (16): dt-bindings: arm: stm32: support Engicam MicroGEA-STM32MP257-RMM board arm64: dts: st: add power-domains to sdmmc1 on stm32mp231 arm64: dts: st: add power-domains to sdmmc1 on stm32mp251 arm64: dts: st: add SDMMC2 support on stm32mp25 arm64: dts: st: add CAN1 support on stm32mp25 arm64: dts: st: add i2c1 pins for stm32mp25 arm64: dts: st: add ltdc pins for stm32mp25 arm64: dts: st: add can1 pins for stm32mp25 arm64: dts: st: add pwm2/pwm4 pins for stm32mp25 arm64: dts: st: add sai1 pins for stm32mp25 arm64: dts: st: add sdmmc2 pins for stm32mp25 arm64: dts: st: add spi1 pins for stm32mp25 arm64: dts: st: add usart1 pins for stm32mp25 arm64: dts: st: support Engicam MicroGEA-STM32MP257 SoM arm64: dts: st: support Engicam MicroGEA-STM32MP257-RMM board arm64: defconfig: enable configs for Engicam MicroGEA-STM32MP257-RMM .../devicetree/bindings/arm/stm32/stm32.yaml | 7 + arch/arm64/boot/dts/st/Makefile | 1 + arch/arm64/boot/dts/st/stm32mp231.dtsi | 1 + arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 328 ++++++++++++++++++ arch/arm64/boot/dts/st/stm32mp251.dtsi | 17 + arch/arm64/boot/dts/st/stm32mp253.dtsi | 16 + .../st/stm32mp257-engicam-microgea-rmm.dts | 319 +++++++++++++++++ .../dts/st/stm32mp257-engicam-microgea.dtsi | 63 ++++ arch/arm64/configs/defconfig | 4 + 9 files changed, 756 insertions(+) create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea-rmm.dts create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi --- base-commit: 58717b2a1365d06c8c64b72aa948541b53fe31eb branch: stm32mp257d-microgea