From patchwork Mon Aug 3 07:25:55 2026 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 4786 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-wm1-f72.google.com (mail-wm1-f72.google.com [209.85.128.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id D735A3F983 for ; Mon, 3 Aug 2026 09:42:33 +0200 (CEST) Received: by mail-wm1-f72.google.com with SMTP id 5b1f17b1804b1-4957287363bsf11448545e9.0 for ; Mon, 03 Aug 2026 00:42:33 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1785742953; cv=pass; d=google.com; s=arc-20260327; b=p/GfX925c3sr0SFhsGI0h5cjubVrDKCJe1whdG78SJiaLHkk6hEFaMVSB2NOQ0VrRh a+h6/EiBE/4vrIcsLKBisJ0q8v5pppO3iVsoJY4wj6TgT55ji4Rs5vbIerUxQlQEyuPc pgPcRWW8ZIBGp0NLcxrCgs9Zw4fsqfO3cpLTjBeKFxDIJp+R/6Q6HaJOfm9TkmxhU3ZT FViXYNSXnO1j3qiJvlC1mis19gQXrp6zAtLTTiMImrd6PA2WXF/D/EO1uvt/zylpygAI O8+I/mzkTiUlft6kSxufgsMV2VqO/TokXkp+VZy2C55h34Y6WjQpfhk3a+mpEXeXtnHr aIzQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20260327; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:message-id:date:subject:cc:to :from:dkim-signature; bh=YE+B1ElfcWzTWiBIDBcq2BTaCWMMrLajzv0gX7F/DJk=; fh=ywSPnUHnfNQEkaCiIetu8/aPZMn/gxV+6PMWxmZYhWQ=; b=B8ugVInQFbb3BVq5a0xPVuyy/n3ku9kacIEQTVYeNhEGFr/glXk3SPKqVrLsbytb0c TonKzhnhdNb8yF4fIycHGfV++GRxDgXGKnXJjdME1kEXz5yJEMp/Kl8nGqeWUZp0c3es L5BIku8F3eU/vuDTsKgOZCqCD6uYOj3QReG5ecUop6ESJN/ALmP1OaIr/EDThR641CEK oz/ZR89Z3j1eseQLbc4GpynNhH8gheJwL6QPMynxdMEu2Z3VgS9FSg0o6qPchKPpad1H 10C4CEB1oqhCzD60dHdieSb2fmi7/CkVxy8hWqlSOeSsTqdGz4zJrwEKk3WpJjA46mW6 DXuA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ORItBYMR; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1785742953; x=1786347753; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:content-type :x-original-authentication-results:x-original-sender:mime-version :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=YE+B1ElfcWzTWiBIDBcq2BTaCWMMrLajzv0gX7F/DJk=; b=PBNe04jo9/MkQ3uiJbcJH9UzJ8zhlJeEkaSXr1rLbf5t78NlmrmpWsaH2E0nkaLrlH YykGkewCFPNKHjc+zBVnNy4kLyZukSoFZz0wpVQxPtE4VTKruq3crKdIU4HTmBYL0Qw9 UhId4zZsN6yTIyBEBvYF40fdyzYc42G1LqiHU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1785742953; x=1786347753; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :content-type:x-original-authentication-results:x-original-sender :mime-version:message-id:date:subject:cc:to:from:x-gm-gg:x-beenthere :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=YE+B1ElfcWzTWiBIDBcq2BTaCWMMrLajzv0gX7F/DJk=; b=ky9rcs3qpLmWYgUg/a9BMX2KoAKsAXQBkfZsFW/EzrXFvU0jpAXKeUqYlSNWAKJgIu eWQuU36T3+QHi8ulMhBNeTSo5s6B0TXfqdUOA7jympDfCEJt6VcQtTxD95LBgz7lR9Sq Ts+OtzVCSPhFQLEc6+zKHMUVIcFOrhO6XX1pbje78sjYds6gYjj9MZR7SW+ZOU1zjiVn AdxsLv3vF4/bRaDcwrQmbFTbovFTRpeA5Xsx7MvQp52Q7JQoj0IIAwbpr9kHx8yXdvnh dEBr7QS5C+tgyap8uB9jq/8gxj2r0QpeCdNAr06WtUNtOASpL/ZsATPOhyU80JnQGN4I kb+A== X-Forwarded-Encrypted: i=2; AHgh+Rpw+F71GbseyiOKBQaN/6MS4CX6ZHB7G23eUGhXYcajYv0qAqJQFCx0iAFaFd2NNG/IThy2DpEHg8x4yBo6@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yy6QgzlYcFphxzugrWCZSEN4i+1fViSqbPMSElR21f2O8efK3Bu KaqsAO5CqyJxHRKsylx/RnsanQdOCHjWnVSHQIuk6Rhr0lqCWydiBoYPU2hjU3G2NVhsNQ== X-Received: by 2002:a05:600c:e549:10b0:496:b3a0:1cfe with SMTP id 5b1f17b1804b1-4980c64b95dmr136401255e9.12.1785742953320; Mon, 03 Aug 2026 00:42:33 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com; h="Aa7YSPSt90xAeKsVzbA1EkoUk7Vx26DSPTBKaadrHolhwO9+kg==" Received: by 2002:a05:600c:4f51:b0:495:4fea:4116 with SMTP id 5b1f17b1804b1-497fff279dbls37496555e9.0.-pod-prod-04-eu; Mon, 03 Aug 2026 00:42:31 -0700 (PDT) X-Forwarded-Encrypted: i=2; AHgh+Rqzh0Kjdf9VWNVmUVvfzXBQLkWlqgT/I2YBu2ZIHBRbTsffdneArgFsC9wH2oKAzr+KoA/GqMZktVCd8CDo@amarulasolutions.com X-Received: by 2002:a05:600c:548d:b0:495:6134:6d61 with SMTP id 5b1f17b1804b1-4980c674de0mr207315685e9.19.1785742951588; Mon, 03 Aug 2026 00:42:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1785742951; cv=none; d=google.com; s=arc-20260327; b=MD1gFGRxtl3Qj1YqsznX9bMaXzoXeWVRE9VpaYv6pqXakzSOTNG1Pixz5oHhz26oeH k44Vib9PuISep0JoVxnXGt4plklBE8SfUmDYkcL6RxtQYAZNse/LZvLAg2wGJoqhDf/B dnEU9KdSxHkOyp1WDcPy6kZ7cRcZjbOnOwR8OTjgqVsJM6RAgq9dK+ey+V7BWpzWNX03 MIkvegm5nxvxj+P6DucSGT2YAnKFWO4QTSoytw0YOxAiSEo1boF7FaFkXNxM/h2GtdsB X62X1ODVvBmZ5YDR/+bE0xX8wHnrHtPegc5AyrtT3NjF+lnCW2E21DA1iVy5I1/x13/J mBTA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20260327; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dkim-signature; bh=sNlUdtZv1U92AaYRcfJDdfYbwR3SmucTbtny3HUIZ2o=; fh=PF/9knNyuGNxFrna0w6Esbq9Z+7BurFjsu/IRfH0zS0=; b=G85CbaAxrBRCmkME31r5dKlnMbc3g9UcuhibQXhDEkz4ruAaKJMacPZTwqrBzw5xpc 8wVrLgalWAvb37aOYXyW09DgoUkxuXIBooknJpqGRC2HM+6T/YY/sYYrwsSQjgowPVtE GVGOzjHYICqORyYTUTAMJhefuI0jGaj9y0dhxBq+bqvB4jfsF59XcF2fqm9oc9etAWee 8XygXeYV4mlYiPkLDXwAnePkGiB9JXDRDHfmFeaxkbSG/unI2pPC9GJ9q+50SFLuMybd H88CMKZQ7lfc5QcOcoD++PzimiJQz/SGgLkU5ChaiFLGebuV4nvI+RiJ4/btOLDt48WR xbzA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ORItBYMR; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id ffacd0b85a97d-47fd452f3d3sor968578f8f.5.2026.08.03.00.42.31 for (Google Transport Security); Mon, 03 Aug 2026 00:42:31 -0700 (PDT) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AHgh+RoVQCzrK+GpQGWawysjS1rzxKi6Ry8/EinP/7AaSZJQyeAIu2ZtBEQlSG5bFpL5Tu+uTok/w6tybOjQQK0t@amarulasolutions.com X-Gm-Gg: AR+sD11KM9hYIKUaYlAtzOrDLLILcOXGlJozzL56tUuXZeFjc4J7/VcOP73S0+HocKP JudXldxlsLMEx8nCA3SLjxJUojMqEJziIZezOOmxoHpTMtEIF+RJOagrUNCGPLZLOV8MbTFjHju NWKcJ6OScgV9crqdQbRjUebn1i1pGoXjaPauRhjClb1l5o+myDRliPyqVh2jt+DCHVUyyAa4MO+ 7/Rj8i20Py/Bjjv7F1UWfuDw6NtisYG/MuzpOX7iwc3hyxN0hPSlKtBT9R1ccQNdus10Wt229VR 1Eq8xS4zKuJ5OS4l6wTT5ri3LxDwNDz6o5gTkXOJFDOn3H5GjXjboMtgrMdRwAQpuFVFqDievnO Y7hOe9lULgLSDp0VPFVkJOkstD7Wi2OD8kY4FmLzA2zOltKjhob2ThfvHGFREMLNfD1vnpeGMol 2zs+GbogZs8rbMOJTU0gJai2/Qa/1is9eggqzaBqr4prS6Xm4WXmL6bmyrTRgxMJjDLYROj3pmE i0DLOzui59YnYbZ3/lVotcaby+aXtyo4iF3RkJ2CgSBSQtnc1KNLGZEBUB/yNwWVRmCKuYY0aOe jYCv0YEpTf9q+BQVnMuWWGgHoBuLzgMEgxDBu/ERKBlE94dT93fvA8WB9mY7BuWIMoYB6Q8VoI+ 4TX59D+7BtNY= X-Received: by 2002:a05:6000:29c2:b0:474:530:9d with SMTP id ffacd0b85a97d-47fd72b03e1mr15197737f8f.13.1785742951187; Mon, 03 Aug 2026 00:42:31 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-79-17-119-233.retail.telecomitalia.it. [79.17.119.233]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-47fd41d1a58sm30370503f8f.7.2026.08.03.00.42.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 03 Aug 2026 00:42:30 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: domenico.acri@engicam.com, linux-amarula@amarulasolutions.com, michael@amarulasolutions.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Arnd Bergmann , Bjorn Andersson , Christophe Parant , Conor Dooley , Dmitry Baryshkov , Eric Biggers , Geert Uytterhoeven , Krzysztof Kozlowski , Krzysztof Kozlowski , Luca Weiss , Maxime Coquelin , Michal Simek , Rob Herring , Sven Peter , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [RESEND PATCH v7 00/16] arm64: support Engicam MicroGEA-STM32MP257-RMM board Date: Mon, 3 Aug 2026 09:25:55 +0200 Message-ID: <20260803074224.3821911-1-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ORItBYMR; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This series adds initial support for the Engicam MicroGEA-STM32MP257-RMM board based on the MicroGEA-STM32MP257 SoM. The support includes device tree descriptions for both the SoM and the carrier board, together with the required pinctrl definitions for the peripherals used. The series also updates the arm64 defconfig accordingly. Changes in v7: - Add Reviewed-by tag of Olivier Moysan to patch 10/16 "arm64: dts: st: add sai1 pins for stm32mp25" - Switch CONFIG_I2C_STM32F7 and CONFIG_SPI_STM32 to modules in arch/arm64/configs/defconfig. Changes in v6: - Update arch/arm64/configs/defconfig to match the current upstream defconfig after merge window changes (no functional changes). Changes in v5: - Add patch 2/16 arm64: dts: st: add power-domains to sdmmc1 on stm32mp231 - Add patch 3/16 arm64: dts: st: add power-domains to sdmmc1 on stm32mp251 - Increase slew-rate to <1> of ltdc pins to support the 27 MHz pixel clock and prevent timing violations. - Change SDMMC2_CK pin bias from pull-up to bias-disable to avoid signal integrity issues on the clock line - Fix touchscreen resolution to 480x854 - Fix SPI1 CS0 polarity to GPIO_ACTIVE_LOW Changes in v4: - Drop inclusion of stm32mp25xf.dtsi from stm32mp257-engicam-microgea.dtsi Changes in v3: - Add power-domains property in the SDMMC2 node. - Drop patch "arm64: defconfig: cleanup the defconfig" Changes in v2: - Add Acked-by of Conor Dooley for patch 0/1 "dt-bindings: arm: stm32: support Engicam MicroGEA-STM32MP257-RMM board" - Add resets property to dts CAN node. Suggested by Sashiko. - Drop the clocks property from the sai1 node in stm32mp257-engicam-microgea-rmm.dts to avoid overriding the peripheral bus clock reference defined in the base SoC device tree. Suggested by Sashiko. - Reference the existing labeled nodes directly at the root level using &sai1a and &sai1b in stm32mp257-engicam-microgea-rmm.dts instead of redefining the entire node structure and redeclaring the labels. Suggested by Sashiko. - Drop the #clock-cells property from sai1a and remove the reference to sai1a from the clocks array in sai1b, relying strictly on the st,sync property to handle internal synchronization. Dario Binacchi (16): dt-bindings: arm: stm32: support Engicam MicroGEA-STM32MP257-RMM board arm64: dts: st: add power-domains to sdmmc1 on stm32mp231 arm64: dts: st: add power-domains to sdmmc1 on stm32mp251 arm64: dts: st: add SDMMC2 support on stm32mp25 arm64: dts: st: add CAN1 support on stm32mp25 arm64: dts: st: add i2c1 pins for stm32mp25 arm64: dts: st: add ltdc pins for stm32mp25 arm64: dts: st: add can1 pins for stm32mp25 arm64: dts: st: add pwm2/pwm4 pins for stm32mp25 arm64: dts: st: add sai1 pins for stm32mp25 arm64: dts: st: add sdmmc2 pins for stm32mp25 arm64: dts: st: add spi1 pins for stm32mp25 arm64: dts: st: add usart1 pins for stm32mp25 arm64: dts: st: support Engicam MicroGEA-STM32MP257 SoM arm64: dts: st: support Engicam MicroGEA-STM32MP257-RMM board arm64: defconfig: enable configs for Engicam MicroGEA-STM32MP257-RMM .../devicetree/bindings/arm/stm32/stm32.yaml | 7 + arch/arm64/boot/dts/st/Makefile | 1 + arch/arm64/boot/dts/st/stm32mp231.dtsi | 1 + arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 328 ++++++++++++++++++ arch/arm64/boot/dts/st/stm32mp251.dtsi | 17 + arch/arm64/boot/dts/st/stm32mp253.dtsi | 16 + .../st/stm32mp257-engicam-microgea-rmm.dts | 319 +++++++++++++++++ .../dts/st/stm32mp257-engicam-microgea.dtsi | 63 ++++ arch/arm64/configs/defconfig | 4 + 9 files changed, 756 insertions(+) create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea-rmm.dts create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi --- base-commit: 075b74841bd0065a3bda3440873c747938e69b68 branch: stm32mp257d-microgea