From patchwork Thu Aug 20 09:12:08 2026 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 4806 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-wr1-f70.google.com (mail-wr1-f70.google.com [209.85.221.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 543693F0E6 for ; Thu, 20 Aug 2026 11:17:09 +0200 (CEST) Received: by mail-wr1-f70.google.com with SMTP id ffacd0b85a97d-47f84ac1990sf1128578f8f.2 for ; Thu, 20 Aug 2026 02:17:09 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1787217429; cv=pass; d=google.com; s=arc-20260327; b=L2JavOdCh72Ysn4bT+vI2JraVQiNCBQaB46+cTu4jW8oQ1OtI+chNwf+qSjSWWb5nI r3aHc6nNlRpgW4v7Kw2JlV74rBRPj5EREqIb/uj24P3F98cb9OkWWfixrnO1bug3IQeu 32f+k2T+mVDMJWu1fnjdihuhpgr9qJt44aoSgxVIhyFHVWT5qJcQ80HVQRprNFuymnt4 RaSh7IMUd3NGxJqhJsNa0BVHBIpNCbrccmNd0iUOnYTcEZ/eNu9+8LUl9TfUc/QDKdJ3 zw55UusluNsBdGsrFHTxyfQsTKnIAVBehpnTgv2qYCsZo0TNJ+7qzEJutveyqoe1bqv9 1xMw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20260327; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:message-id:date:subject:cc:to :from:dkim-signature; bh=L8fk013LEfASLsvtDlxGlFAqmzEqIcetxrv5In+Bul0=; fh=AQES74bBLTLORVH98nvy8peaVwF3FYpnupSBusbdwNc=; b=MIjt4lIgsN46KF/lDnsToxoEkv/5DuWPnkZBzPv1fPhbhXwgtkwfOOtmW3VDizWyOq bUIV1E7+WUlvaasiM10MapDb74YzQdfYDa7Xg+jgmXo+SLaux1hXC/xe09p5Iyy1dqlZ iUelDfr4v26t+0/TpSvm0NzlYyE4vmr5Npax0lav1TYKRXt+X/5vkt/khk6uXBFWC+Xy rYXBt+/7Kze5s7xUAO1LnjhAb6bGkYu0wmA9t/Iw3ppVQqHGPtkBEo0fK57hsljVG6tP XbepswuXThptZ4spZP4fPddCjKI6XS154nU2X7SQhNmfgs2lX9iqWzxteQb71vpyrV6H 0IEg==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=efZL6uyo; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1787217429; x=1787822229; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:content-type :x-original-authentication-results:x-original-sender:mime-version :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=L8fk013LEfASLsvtDlxGlFAqmzEqIcetxrv5In+Bul0=; b=GlQmsS0Ul4OXApR6CmzX1iMmRieK+5F3CtIFhv9bZMyfcwI3LT/X1enKOrQ0a1XU10 m1l0SW9RCAV42KvS5XIdm6Dm1Ng15qxmN1r/s838zUTJNGNsl0Qg4XAx6GizLm22Ec+7 TyUIVA83S+jg2W99MQyE3usgd4MsLSm/XzojQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787217429; x=1787822229; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :content-type:x-original-authentication-results:x-original-sender :mime-version:message-id:date:subject:cc:to:from:x-gm-gg:x-beenthere :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=L8fk013LEfASLsvtDlxGlFAqmzEqIcetxrv5In+Bul0=; b=Cz4qZVAqKeXcc6yedBH2ubeHJXqAdFVS82fiFyYgedCgWbxxxydn/Gkq+xzwHiiKCv OG0C/QvM60nXrdzhNdsP4Dg9lt/955O3SkMVTaUyefhEet5Dl2lY60RcQHvld2TUErP+ M4uyEGY5rXme24kJ0cz/n1yzSkVV3tNn+fJ9zVQqLQUWEknUBoQOHJGXEPRiEf68vI1y 3Kf4Ph9qc6Ff9dzsP6dYV9pgN2FwWyqEnselkpO8VS+srQC/z0HEm3wrHCGXnS2SO66c qb1VziDq145InTuU98lODRUevQAxU4lArsCCjCj51sKcIgX/29JKzKnOSe5SrgYNF35g WNRA== X-Forwarded-Encrypted: i=2; AHgh+Rq2O5EEDUbNR2uA3CsmqcsyWqoc2gwocX1gkMHV9SvNPYIlkGwaP/gUqumj8oK2XJauSB7BGBSX3jFxKkpj@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YylfIgslVNagLQQChT78vw3WepySK38uUxGk1IAFwnV6PP5FHGO n5XgkhOhMNzjHXUSZkGkD42HdjijZPRkGO1X4AtDyLxOC8VJ3KO60Wao+8h6TuD/olk84Q== X-Received: by 2002:a05:600c:19ce:b0:499:5a50:b022 with SMTP id 5b1f17b1804b1-499aa14e6f8mr174961875e9.3.1787217428635; Thu, 20 Aug 2026 02:17:08 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com; h="ATskLdeg4lKxBGntSC5Hwo/bZKPzeCSZMFMAba0LeF6bU+Z2PA==" Received: by 2002:a05:600c:a00b:b0:495:47b8:810a with SMTP id 5b1f17b1804b1-499b05a8234ls5925605e9.2.-pod-prod-08-eu; Thu, 20 Aug 2026 02:17:07 -0700 (PDT) X-Forwarded-Encrypted: i=2; AHgh+RoJs6CSm0hbFr6QWbXaxAJjqlH5hLScGf2zX5C8rz8rR59GtgvKmfjy02Q8auL0YD1pA8VFShlVOaXrybwJ@amarulasolutions.com X-Received: by 2002:a05:6000:2c10:b0:47f:cb39:10c4 with SMTP id ffacd0b85a97d-482b1fd9f1emr18196573f8f.12.1787217426730; Thu, 20 Aug 2026 02:17:06 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1787217426; cv=none; d=google.com; s=arc-20260327; b=JNl6WEb3tXjA5WoqM+qvtNwXflQAElAb+e2Y9IqyX6oUWrjNwD6EUseKNNmcyXBW3M EzU9doRRuYBGllOYDy/MM4KfzipcY22M00fBPOvBamV6zlt0jBbyzGF+5SSmopwUJvzj gvD9Sjnqj7lRJH6ng6g0ExWTxJNFtKRSPpiXKYBr6YHaiUPud+YbT0/1RrpzAp/apSZP r0+10D4yiU5Q7Wg5hK/MdL+btHCQdnozghvANVeo/deFnAqeufMbwRoXB8Xue4hnFg3c 16WHg7GQ6QU/YImMC0Go7LtlN0Whp6Mgpz8ZseQlHyn5UcWegROVzq/sgvKJkRxk01lN Hl0g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20260327; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dkim-signature; bh=+QAAVwKn0uZ96Zg6BVsqfTiffVReTiQDqzxexuCpBls=; fh=B2ls35NCfgKJkJd6J5eIqOpd7BSYD6agm8eLUgNHjOE=; b=mTMYlYwZaFk/LA0HvfYk8USdx9pMwbqImeRYVYkFrZf6CHiFoVwyutTBSbXZ3VDVG3 tXszyymQ0mxPzHoQyxglb51BN79c5lt9yX6kCP4BZR+erdHTHb5pTpUknAaiVzVScnL6 EUKKb7sv4WapGVFG7aC+z/DX+YSnNcBb+WNJP/zByH2NL0QpGcl9m7KhlL/Ne0jeZb0E GSjPKfrPydRjokaVVaoOI097nzsaZbQYe1T4RXSPlOhew5yMUG2l2Q1Df4p72z/6iFbO HbZ6nJZ4Nv5jneuOrmnN4fw6Aa50m85kEs11/DlFDcV1fuRUy6q8XoYVopwl0gGrtQaD xYJQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=efZL6uyo; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id ffacd0b85a97d-482b10f2894sor509071f8f.0.2026.08.20.02.17.06 for (Google Transport Security); Thu, 20 Aug 2026 02:17:06 -0700 (PDT) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AHgh+Rr3vcLeMy8mm0p7DHeCuBpEokBh5RlvxCXgGEL4nEMd9JuL5bBSq1Zdidgg392AYVGn7tcMSzQWPCUdC2hH@amarulasolutions.com X-Gm-Gg: AR+sD11O8kNNuU41CJptCeadN7QKA55dGWXCl0jlZdbtRaOjYgA4k6S2kV7mp0eSyvD F1i41bMQQWqYhFmnLagtFIXaBIo1t4I8ymVKtOtzNpRdr/dX1bHgpFjF6ynr7Oc1tJgPIsbQX8I E9HxrfZsmywTzj5VpV1IX9inVoTq4K4N8IlxYi+nMkmgPX4QTf5cTVWpSnzo0eHlp9wQpV43xai 762hPttesWCBtIG4mwFQ4TnNIa3sCMsHZb7FqR6jSyuJkM77CoAHrafxwLM8lDVKaUAsF+4yEXZ uBPG1chff98kXpdb9U17PBHTATryW+6sZBHIr+XcFd3gkpQMRyzNRiZfOj2v0KfE6lm8Kd3xBP9 1MKfgLhvI4uUrr0qjeFtbcLCXtt1Yh52VZiFSXDe3MqiD9Ts9qrLyG7YHrBsVsSPfbURP3L0660 B7risaKs1KbiklKVBzkBYMo1WdnMffuXxw6JSYp48M83tmH6dpVQwuphmqexfRfNZYNvg77xuhJ zm/4hzvmv1pn52GAJei93DJ5ZKSDABZzltQoXNf/oDP9GrjmpsE8cWph5mmOfYD6+7YnIxLY/Eq gGI6oHz3giu1Engjuft6+EFTFyv+cvucJyU13ge7ckT/ElRDx91Dbck2ClzDTQ== X-Received: by 2002:a05:6000:2c10:b0:47f:cb39:10c4 with SMTP id ffacd0b85a97d-482b1fd9f1emr18196475f8f.12.1787217426164; Thu, 20 Aug 2026 02:17:06 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-79-54-86-139.retail.telecomitalia.it. [79.54.86.139]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-482b14c3775sm10021606f8f.26.2026.08.20.02.17.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 20 Aug 2026 02:17:05 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: alexandre.torgue@foss.st.com, francesco.utel@engicam.com, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, domenico.acri@engicam.com, michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Arnd Bergmann , Bjorn Andersson , Christophe Parant , Conor Dooley , Dmitry Baryshkov , Eric Biggers , Geert Uytterhoeven , Krzysztof Kozlowski , Krzysztof Kozlowski , Luca Weiss , Maxime Coquelin , Michal Simek , Rob Herring , Sven Peter , devicetree@vger.kernel.org Subject: [PATCH v8 00/16] arm64: support Engicam MicroGEA-STM32MP257D-RMM board Date: Thu, 20 Aug 2026 11:12:08 +0200 Message-ID: <20260820091652.43541-1-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=efZL6uyo; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This series adds initial support for the Engicam MicroGEA-STM32MP257D-RMM board based on the MicroGEA-STM32MP257 SoM. The support includes device tree descriptions for both the SoM and the carrier board, together with the required pinctrl definitions for the peripherals used. The series also updates the arm64 defconfig accordingly. Changes in v8: - Add the "d" letter to the board name (DT file name, model and compatible) as done for the other STM32 boards. Changes in v7: - Add Reviewed-by tag of Olivier Moysan to patch 10/16 "arm64: dts: st: add sai1 pins for stm32mp25" - Switch CONFIG_I2C_STM32F7 and CONFIG_SPI_STM32 to modules in arch/arm64/configs/defconfig. Changes in v6: - Update arch/arm64/configs/defconfig to match the current upstream defconfig after merge window changes (no functional changes). Changes in v5: - Add patch 2/16 arm64: dts: st: add power-domains to sdmmc1 on stm32mp231 - Add patch 3/16 arm64: dts: st: add power-domains to sdmmc1 on stm32mp251 - Increase slew-rate to <1> of ltdc pins to support the 27 MHz pixel clock and prevent timing violations. - Change SDMMC2_CK pin bias from pull-up to bias-disable to avoid signal integrity issues on the clock line - Fix touchscreen resolution to 480x854 - Fix SPI1 CS0 polarity to GPIO_ACTIVE_LOW Changes in v4: - Drop inclusion of stm32mp25xf.dtsi from stm32mp257-engicam-microgea.dtsi Changes in v3: - Add power-domains property in the SDMMC2 node. - Drop patch "arm64: defconfig: cleanup the defconfig" Changes in v2: - Add Acked-by of Conor Dooley for patch 0/1 "dt-bindings: arm: stm32: support Engicam MicroGEA-STM32MP257-RMM board" - Add resets property to dts CAN node. Suggested by Sashiko. - Drop the clocks property from the sai1 node in stm32mp257-engicam-microgea-rmm.dts to avoid overriding the peripheral bus clock reference defined in the base SoC device tree. Suggested by Sashiko. - Reference the existing labeled nodes directly at the root level using &sai1a and &sai1b in stm32mp257-engicam-microgea-rmm.dts instead of redefining the entire node structure and redeclaring the labels. Suggested by Sashiko. - Drop the #clock-cells property from sai1a and remove the reference to sai1a from the clocks array in sai1b, relying strictly on the st,sync property to handle internal synchronization. Dario Binacchi (16): dt-bindings: arm: stm32: support Engicam MicroGEA-STM32MP257D-RMM board arm64: dts: st: add power-domains to sdmmc1 on stm32mp231 arm64: dts: st: add power-domains to sdmmc1 on stm32mp251 arm64: dts: st: add SDMMC2 support on stm32mp25 arm64: dts: st: add CAN1 support on stm32mp25 arm64: dts: st: add i2c1 pins for stm32mp25 arm64: dts: st: add ltdc pins for stm32mp25 arm64: dts: st: add can1 pins for stm32mp25 arm64: dts: st: add pwm2/pwm4 pins for stm32mp25 arm64: dts: st: add sai1 pins for stm32mp25 arm64: dts: st: add sdmmc2 pins for stm32mp25 arm64: dts: st: add spi1 pins for stm32mp25 arm64: dts: st: add usart1 pins for stm32mp25 arm64: dts: st: support Engicam MicroGEA-STM32MP257 SoM arm64: dts: st: support Engicam MicroGEA-STM32MP257D-RMM board arm64: defconfig: enable configs for Engicam MicroGEA-STM32MP257D-RMM .../devicetree/bindings/arm/stm32/stm32.yaml | 7 + arch/arm64/boot/dts/st/Makefile | 1 + arch/arm64/boot/dts/st/stm32mp231.dtsi | 1 + arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 328 ++++++++++++++++++ arch/arm64/boot/dts/st/stm32mp251.dtsi | 17 + arch/arm64/boot/dts/st/stm32mp253.dtsi | 16 + .../dts/st/stm32mp257-engicam-microgea.dtsi | 63 ++++ .../st/stm32mp257d-engicam-microgea-rmm.dts | 319 +++++++++++++++++ arch/arm64/configs/defconfig | 4 + 9 files changed, 756 insertions(+) create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi create mode 100644 arch/arm64/boot/dts/st/stm32mp257d-engicam-microgea-rmm.dts --- base-commit: a4ff2be345d0abc943da8dd8da98151843b750dc branch: stm32mp257d-microgea