From patchwork Wed Jan 1 16:34:38 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 1006 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-wr1-f71.google.com (mail-wr1-f71.google.com [209.85.221.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id C1D093F03F for ; Wed, 1 Jan 2020 17:34:41 +0100 (CET) Received: by mail-wr1-f71.google.com with SMTP id 90sf20455946wrq.6 for ; Wed, 01 Jan 2020 08:34:41 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1577896481; cv=pass; d=google.com; s=arc-20160816; b=EEIerv9Ad1Sv9YvvOPTxvmZPlPf9LP6e1JElEuVPRhIECoBd0GDTQW3eeFde/whN/A m3JNvnKQsLs3siYAJop+8Wibkd4HbvTYND8DSU1jivTbRgMGAdHFyVBiQ+z0zfD0o7O9 SL2cnmqHXSyiKCOopvY4Bs7XI6bp3Yt0P69iO+pa0oBsiioX6WLa8vlJ/SO4OVW7N6Xc 6SaRXw1wPKUaaC3p82SalLrhRTQHsEhw36WYWLkG8eEacuTihbihB1/x2GoR4brKRx5o 0ET5JYj6/Jx5m6oXHRJ/JsG8mIpA9P8juatXuc+B0VLiD7JHWVV0B6zI0jrtzZMeWdAP ovhQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:message-id:date:subject:cc:to:from :mime-version:dkim-signature; bh=ISRzLsBAhCw5xcVd/COGR5u3NT6RKIm2H+2ZnEoKrfA=; b=QVeE7nBTVEu29u5/of1OTLVBqE01yxreG7BKnTTbZY8r8kWbbLRs2DxlKjp3xuAHNR e0+Bp8tk9EFD/ZKOK0TyPdrMgCdafeFroBqBgyRMAWhwL/FuINNaHt+x7NO3040sU9xD BAovGhWSb1+6nv+mrQEz1bd7d8q8kxVmLLv8gHgLOoeYPpTgpz3J75g1PF/z/2k28GeU gHMMLRhV3sNOKPedUVvyg0HQGFlNE9wz2KbbuCm0b+RsTxMutgjsJXVvhqlczO+LRhyM IK3YwE5eftqclx6FEuyLQibHxCOtj9Jkz2WEDnE3+dVHsQd1fT/DLW9xfGYItr+CXvqg zGug== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=RqOw81rL; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=mime-version:from:to:cc:subject:date:message-id:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :list-post:list-help:list-archive:list-unsubscribe; bh=ISRzLsBAhCw5xcVd/COGR5u3NT6RKIm2H+2ZnEoKrfA=; b=Y5eDgep385k5Y/mjlvm3v9klE/9gMEwamC5BC9dw5fMfsoYk+/0zLt023qbHMutGJu 0Rl1Fh+3YxLomrb+RTlqjyEj676pr4gP6yRdkZPbUsrMhhsFR8rMJCWpgA9uXFFHcSZu w1gwAtnEjvak8moSluEx2vO12Yd/9ejxNAjmU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:from:to:cc:subject:date:message-id :x-original-sender:x-original-authentication-results:precedence :mailing-list:list-id:x-spam-checked-in-group:list-post:list-help :list-archive:list-unsubscribe; bh=ISRzLsBAhCw5xcVd/COGR5u3NT6RKIm2H+2ZnEoKrfA=; b=si7vYYXcPupIEJJW2+S8nS+rw0bwTZJgLTUDKa2P8+Erd0OkiVo8SIqhFYnPpkHNGP lLtygBjhCR0ZKDn4gisNruwwCPrN55F7E+hKRxmSnJDwu5nfdgrEFApWoEiCryAF8QfL wwKAD2ZJAkG4/md6Tj1GXpemBM3yI1F4KRI7AlrrLDi7vt3gwqILUnZRQ7uGUd8X1m2S DiP/GQ+iGCp/5jyZdIQHIxwWl/AvlOZ/I/NSdJOopm7AVoem3GGx0iSaO/hx4QsGY1ct AGjokiazhdAIlZYsb6rs5HYOJl6XOaKdHdnHFHJk+HVf7UQSUzjaq9xiXPRjLdY/zlTR hdzQ== X-Gm-Message-State: APjAAAVS/cstQviWmln5xGeo7Qx/Ge/xv0/wlJK7gKd9ag7tg3GTCeV8 SNpnfhGi3VR/j5l9I9EGQknO7PPP X-Google-Smtp-Source: APXvYqz459OlemCn0DV4Kl1CO4IXeN5KFXJbpVScajtCc65/ScgTJGSCle1sxc5gIvYTFKVAV3Mr7Q== X-Received: by 2002:a05:600c:2290:: with SMTP id 16mr10665737wmf.93.1577896481540; Wed, 01 Jan 2020 08:34:41 -0800 (PST) MIME-Version: 1.0 X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a1c:9808:: with SMTP id a8ls1366360wme.0.gmail; Wed, 01 Jan 2020 08:34:41 -0800 (PST) X-Received: by 2002:a1c:7508:: with SMTP id o8mr9808978wmc.74.1577896480811; Wed, 01 Jan 2020 08:34:40 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1577896480; cv=none; d=google.com; s=arc-20160816; b=aZMuLH+T9F7m4t2slEtJ5rBMhpRRvqPN9txMSRY94AEZrylgizBOyiB40AWOe23h0v g+h2a86sZbBGk/JEj9JlsZG1nJNAxft1MlVFkMU2IQpFAVQWw+OK1v+AN7soDTM4hpt1 Nkk6sRzXqD9eLx3lgq1a5VnxIeBFywFVcnoCPP1VRDHXmWUDFPTa8Uns2NzrCtw3pv+N b4kvKmeF9Da+0n3pThJkEbR9lEjWM9ajk/UEuIWwYzqevl5cO0KnGLnik2bVpIwBzUQc CLsCq1NdVwD6WSb32/mzpwmlL0r+ma/voSD8DOZd76+50FHA28uKcBwomYPXG8Y7OGbC LDxA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=message-id:date:subject:cc:to:from:dkim-signature; bh=lUAl0FgZsaETOlCEozFvmaPi6AmPFiieeFXfsFg0uGk=; b=OVsb1TCuMxDLgkzDnjhX3WTi4Wvnt7o1uMUGCmkaeBXAmagNJ68uXNzxGS9UFm7a40 KWH+JqjTUBKZGO6ly68r1Yp3iV1kKwAC3ADUAZxoL3ChB94qOqN3xXt7vr1TL2jxP6W8 mVc8t2gxEK4Ti22p82nGhQBdmWcNqEnhmbOoAXEw3t4HYojEHDLMDHZ0pztq4P4K4n5N WBHTp3ILNy8MP/lukIRqGmlvydECrHG4T6GOTer6fU+Uj0hjEVoJaH+gPa7FczYGfqSl 9QbOw4RLR17olopOKXgF7C0blK618CBE8jZ4OBJD8xwpXIfoK2Job28xnVKf2AP72FjI KX3w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=RqOw81rL; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com Received: from mail-sor-f65.google.com (mail-sor-f65.google.com. [209.85.220.65]) by mx.google.com with SMTPS id r9sor21804496wrq.57.2020.01.01.08.34.40 for (Google Transport Security); Wed, 01 Jan 2020 08:34:40 -0800 (PST) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.65 as permitted sender) client-ip=209.85.220.65; X-Received: by 2002:adf:e6c5:: with SMTP id y5mr76044712wrm.210.1577896480509; Wed, 01 Jan 2020 08:34:40 -0800 (PST) Received: from panicking.lan (93-46-124-24.ip107.fastwebnet.it. [93.46.124.24]) by smtp.gmail.com with ESMTPSA id t12sm53063807wrs.96.2020.01.01.08.34.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 01 Jan 2020 08:34:40 -0800 (PST) From: Michael Trimarchi To: Shawn Guo Cc: Sascha Hauer , Pengutronix Kernel Team , NXP Linux Team , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Fabio Estevam , Rob Herring , Mark Rutland , linux-amarula@amarulasolutions.com Subject: [PATCH] arm64: dts: imx8mm: Add UART1 UART1_DCE_RTS/CTS pin's mux option #4 Date: Wed, 1 Jan 2020 17:34:38 +0100 Message-Id: <20200101163438.1761-1-michael@amarulasolutions.com> X-Mailer: git-send-email 2.17.1 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=RqOw81rL; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , According to i.MX8MM reference manual Rev.2, 08/2019. According to the manual the two pins has associated daisy chain so input register and input value should be set too Signed-off-by: Michael Trimarchi --- arch/arm64/boot/dts/freescale/imx8mm-pinfunc.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mm-pinfunc.h b/arch/arm64/boot/dts/freescale/imx8mm-pinfunc.h index cffa8991880d..62d16b1d7c5b 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-pinfunc.h +++ b/arch/arm64/boot/dts/freescale/imx8mm-pinfunc.h @@ -438,10 +438,12 @@ #define MX8MM_IOMUXC_SAI2_RXC_SIM_M_HSIZE1 0x1B4 0x41C 0x000 0x7 0x0 #define MX8MM_IOMUXC_SAI2_RXD0_SAI2_RX_DATA0 0x1B8 0x420 0x000 0x0 0x0 #define MX8MM_IOMUXC_SAI2_RXD0_SAI5_TX_DATA0 0x1B8 0x420 0x000 0x1 0x0 +#define MX8MM_IOMUXC_SAI2_RXD0_UART1_DCE_RTS_B 0x1B8 0x420 0x4F0 0x4 0x2 #define MX8MM_IOMUXC_SAI2_RXD0_GPIO4_IO23 0x1B8 0x420 0x000 0x5 0x0 #define MX8MM_IOMUXC_SAI2_RXD0_SIM_M_HSIZE2 0x1B8 0x420 0x000 0x7 0x0 #define MX8MM_IOMUXC_SAI2_TXFS_SAI2_TX_SYNC 0x1BC 0x424 0x000 0x0 0x0 #define MX8MM_IOMUXC_SAI2_TXFS_SAI5_TX_DATA1 0x1BC 0x424 0x000 0x1 0x0 +#define MX8MM_IOMUXC_SAI2_TXFS_UART1_DCE_CTS_B 0x1BC 0x424 0x4F0 0x4 0x2 #define MX8MM_IOMUXC_SAI2_TXFS_GPIO4_IO24 0x1BC 0x424 0x000 0x5 0x0 #define MX8MM_IOMUXC_SAI2_TXFS_SIM_M_HWRITE 0x1BC 0x424 0x000 0x7 0x0 #define MX8MM_IOMUXC_SAI2_TXC_SAI2_TX_BCLK 0x1C0 0x428 0x000 0x0 0x0