From patchwork Thu Jun 18 16:12:20 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1416 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pf1-f197.google.com (mail-pf1-f197.google.com [209.85.210.197]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 25CA53F0D3 for ; Thu, 18 Jun 2020 18:12:48 +0200 (CEST) Received: by mail-pf1-f197.google.com with SMTP id 16sf3169724pfo.23 for ; Thu, 18 Jun 2020 09:12:48 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1592496767; cv=pass; d=google.com; s=arc-20160816; b=Bk0yDscjb/7mnkugTaMIR2pRjmG/SfvHTYSauAOGRFtsFyQipeRUGDc4d7+AcPMnNN IK24V+RzYHhHT5DUGQ+ZM4qO68vay2mcoCQTUrGN/aIpSr8ALdSXCCuogMlNa5kc0cfo EkILV28IfzRN7oJDIed+r9ULj58XHy9AvETEyx6JyjIsmaq3N2pxw9GI+zpzo+RRF5VG BURV56+TQblMuDXNW3bNQjA8oOKM2ISoswE+TEx2486BNFZZWTje4zRHkpVYma9bJ+cP xhZrxR7xiyj1i0S1NEryDIjPwrU9EypFvzk5uDXl5J4Ob9e0swOOrUQNrqMWw5hcdSpN NvIg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=anRNmFk86ce5WyzS9VDe3FfgfwU8JayO8ZEKZyqWEBA=; b=z/khclck/4yuN2teRD7BTOjDzwLDwGSzu6ldwfSC8bwBZPe8ZH8Sip0Ivq1/eGuQEE hBWwBg9nKoSEnMV4+Mvkuji5s2gBLMOoVMRqVXG70C6f/smN2jsDfneRUKNJ4UULmJ3u kErqrrkumn+cjLz8XaRPnfnxQjk9CnYU6xI1WAif4QyTTxKXTcSx+7vZQyp6WlVh296R 6cDre1M2hOSosqC5FPZSEwpyEOPUs2oYib5bXd9HNDI3kUej03diaypMJ90+QzzZTad1 5M1QmVB6PgRiQjYU6ESTZ9vw9v4zTpQZnCeKZsbCJA8iuhUNqdq0q8I/2XaF5QLvTuKG WJbw== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=GAoiEWf+; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=anRNmFk86ce5WyzS9VDe3FfgfwU8JayO8ZEKZyqWEBA=; b=jiT0w44TNoJZdaZ3AZ1Efmi3TUSNcdu0mZLmYTR7TEo9RpGXto0wufE4us7b4TTOUu YJkUy8X6nlXlXaT1btzgygpbahuI8hO1T4nqi6dPewONGIl5Sq5ZpjR3Ms2vLz4er1Mt GYVv1dYxhdjJrhW6iqiqdYxe3N2qGyDAraMNw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=anRNmFk86ce5WyzS9VDe3FfgfwU8JayO8ZEKZyqWEBA=; b=rNX6pfT8jJWYjlVNXQYy2YkQ96Xc6J8arXXdXMCRyUGpAm3XuDhP0SlOYq3fMwhIEf kM0s/KlO8tVQlVohejuUlWNoptCVcAQVXywDa4vgk14Q9v4vZ4pRnpP5iewT3RDs0tqV EwCugJ/SG+TFRH5hOue84EIakuidRG4GyiPh2ck74Dmvr/bNxH+vNHJUuCHZJInofxl3 ruouchLiI/7dVK0AfOyxyljvXXfyCY6PL644ceVr82WgDdjeEAJQJj8Ya+395DzPGd3p my4yO/7GQbxaDmWoqP7AbANJzVkXKesr9UgSaqV01/zGVlMU9G1KTBjj3V+pfPYL6we6 wwVg== X-Gm-Message-State: AOAM531DQxmypsh270Z8hA0Js5+T/Abwik6xJZHHmo2VQRvSpLKrvJZv YGyA/+xgANt1o4gXketTorw4d+KC X-Google-Smtp-Source: ABdhPJwAbEdO4eFhHno1QdCe7zvHoDuUF4oby7vEeVA7mEdOxHx6mWND325aBz5n1VGazzt9GBcG/A== X-Received: by 2002:a17:902:fe12:: with SMTP id g18mr4558270plj.25.1592496766943; Thu, 18 Jun 2020 09:12:46 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a62:7957:: with SMTP id u84ls2001912pfc.0.gmail; Thu, 18 Jun 2020 09:12:46 -0700 (PDT) X-Received: by 2002:a05:6a00:1592:: with SMTP id u18mr4219826pfk.26.1592496766419; Thu, 18 Jun 2020 09:12:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1592496766; cv=none; d=google.com; s=arc-20160816; b=kq5JV4xwXC4nD4M00USIg4QfTdjxKstVVQQAG5rZ+s6PSyLBLbkeCYuVyfjAS0rP9g TtDXOshtKTm0D164o0/RyAfk9hSd8iZ/K52tAhqsf6HEaGgLn2SZ3GbiQbGMItByxX5s hXiDi6cGpYZKn0Yv5mzf0KDBxVRB1Gq6JkiIWpstqrWYswt7Ag+99TIqpvNUZipt1/OO 0DX+F/npPHn8qUMwUk8L9TChkV0hBPgNQmCJEnfJ/9gazsn2KT+ofXmueyCYxymCAGnp H6QCcIszZesu/oPWjPNnyivBZ+auG5jcIKjlw4g0yVocL7tTxp04M2/BX6FsFRgkXO2K qa8w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=c7OjGuowxdKRSjFUvjQJQuutrCgJBX4GU3wZ7QboOFo=; b=yWJhuLsTwWYTEJei1IAF63KjB8YRz2AwOIZL0A2wpPVUUe2GVJBXYCrum9XYwLqI+d b+2BvyuUCTXFtBvtUUv/RBk0RqkigLxQb02HDtmedPB7MVRYfNT36xa+7YPvOaFE+8I0 My5PJ9Ag6UMF8juRIG4y2YUvpdhceCNrJlk085nnc3poBuswkZSXkTKymoM0fnVEtGy+ DWP7bh3onsDuC3GbUzUKYA48yLfRFaAOsR7ldtivzuug2H5AlPHb7oV+OqdEnUYbPLW5 WZJyclEocmgsKIhCkmKUHeWSrtFHoBgJCRMkT7v97DquCHaPwDXTzeFY/M115JKTEziw U9Rg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=GAoiEWf+; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f65.google.com (mail-sor-f65.google.com. [209.85.220.65]) by mx.google.com with SMTPS id p24sor4223887pgb.2.2020.06.18.09.12.46 for (Google Transport Security); Thu, 18 Jun 2020 09:12:46 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) client-ip=209.85.220.65; X-Received: by 2002:a65:6703:: with SMTP id u3mr3823177pgf.179.1592496766018; Thu, 18 Jun 2020 09:12:46 -0700 (PDT) Received: from localhost.localdomain ([2405:201:c809:c7d5:b0c7:f192:869b:df87]) by smtp.gmail.com with ESMTPSA id b3sm3247252pft.127.2020.06.18.09.12.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 18 Jun 2020 09:12:45 -0700 (PDT) From: Jagan Teki To: Kever Yang , Philipp Tomsich , Simon Glass Cc: Tom Cubie , Suniel Mahesh , U-Boot-Denx , linux-rockchip@lists.infradead.org, linux-amarula , Jagan Teki Subject: [PATCH 3/3] ARM: dts: rockchip: Add Radxa Rock Pi N8 initial support Date: Thu, 18 Jun 2020 21:42:20 +0530 Message-Id: <20200618161220.219452-4-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20200618161220.219452-1-jagan@amarulasolutions.com> References: <20200618161220.219452-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=GAoiEWf+; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Rock Pi N8 is a Rockchip RK3288 based SBC, which has - VMARC RK3288 SOM (as per SMARC standard) from Vamrs. - Compatible carrier board from Radxa. VAMRC RK3288 SOM need to mount on top of radxa dalang carrier board for making Rock Pi N8 SBC. So, add initial support for Rock Pi N8 by including rk3288, rk3288 vamrc-som and raxda dalang carrier board dtsi files. Signed-off-by: Jagan Teki Reviewed-by: Kever Yang --- arch/arm/dts/Makefile | 1 + arch/arm/dts/rk3288-rock-pi-n8-u-boot.dtsi | 33 +++++++++++ arch/arm/dts/rk3288-rock-pi-n8.dts | 17 ++++++ arch/arm/dts/rk3288-vmarc-som.dtsi | 9 --- board/rockchip/evb_rk3288/MAINTAINERS | 6 ++ configs/rock-pi-n8-rk3288_defconfig | 66 ++++++++++++++++++++++ 6 files changed, 123 insertions(+), 9 deletions(-) create mode 100644 arch/arm/dts/rk3288-rock-pi-n8-u-boot.dtsi create mode 100644 arch/arm/dts/rk3288-rock-pi-n8.dts create mode 100644 configs/rock-pi-n8-rk3288_defconfig diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile index 07dfe06230..aae95811c1 100644 --- a/arch/arm/dts/Makefile +++ b/arch/arm/dts/Makefile @@ -92,6 +92,7 @@ dtb-$(CONFIG_ROCKCHIP_RK3288) += \ rk3288-phycore-rdk.dtb \ rk3288-popmetal.dtb \ rk3288-rock2-square.dtb \ + rk3288-rock-pi-n8.dtb \ rk3288-tinker.dtb \ rk3288-tinker-s.dtb \ rk3288-veyron-jerry.dtb \ diff --git a/arch/arm/dts/rk3288-rock-pi-n8-u-boot.dtsi b/arch/arm/dts/rk3288-rock-pi-n8-u-boot.dtsi new file mode 100644 index 0000000000..e9d7404ed9 --- /dev/null +++ b/arch/arm/dts/rk3288-rock-pi-n8-u-boot.dtsi @@ -0,0 +1,33 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright (C) 2017 Jagan Teki + */ + +#include "rk3288-u-boot.dtsi" + +&dmc { + rockchip,pctl-timing = <0x215 0xc8 0x0 0x35 0x26 0x2 0x70 0x2000d + 0x6 0x0 0x8 0x4 0x17 0x24 0xd 0x6 + 0x4 0x8 0x4 0x76 0x4 0x0 0x30 0x0 + 0x1 0x2 0x2 0x4 0x0 0x0 0xc0 0x4 + 0x8 0x1f4>; + rockchip,phy-timing = <0x48d7dd93 0x187008d8 0x121076 + 0x0 0xc3 0x6 0x2>; + rockchip,sdram-params = <0x20d266a4 0x5b6 2 533000000 6 9 0>; +}; + +&sdmmc { + u-boot,dm-pre-reloc; +}; + +&emmc { + u-boot,dm-pre-reloc; +}; + +&uart2 { + u-boot,dm-pre-reloc; +}; + +&pinctrl { + u-boot,dm-pre-reloc; +}; diff --git a/arch/arm/dts/rk3288-rock-pi-n8.dts b/arch/arm/dts/rk3288-rock-pi-n8.dts new file mode 100644 index 0000000000..c8637a50c1 --- /dev/null +++ b/arch/arm/dts/rk3288-rock-pi-n8.dts @@ -0,0 +1,17 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2019 Fuzhou Rockchip Electronics Co., Ltd + * Copyright (c) 2019 Vamrs Limited + * Copyright (c) 2019 Amarula Solutions(India) + */ + +/dts-v1/; +#include "rk3288.dtsi" +#include "rk3288-vmarc-som.dtsi" +#include + +/ { + model = "Radxa ROCK Pi N8"; + compatible = "radxa,rockpi-n8", "vamrs,rk3288-vmarc-som", + "rockchip,rk3288"; +}; diff --git a/arch/arm/dts/rk3288-vmarc-som.dtsi b/arch/arm/dts/rk3288-vmarc-som.dtsi index 1549ac4044..3cffe61cdf 100644 --- a/arch/arm/dts/rk3288-vmarc-som.dtsi +++ b/arch/arm/dts/rk3288-vmarc-som.dtsi @@ -251,15 +251,6 @@ }; }; -&io_domains { - bb-supply = <&vcc_io>; - flash0-supply = <&vccio_flash>; - gpio1830-supply = <&vcc_18>; - gpio30-supply = <&vcc_io>; - sdcard-supply = <&vccio_sd>; - status = "okay"; -}; - &pinctrl { pcfg_pull_none_drv_8ma: pcfg-pull-none-drv-8ma { drive-strength = <8>; diff --git a/board/rockchip/evb_rk3288/MAINTAINERS b/board/rockchip/evb_rk3288/MAINTAINERS index 8a4f127f88..9bd6b1e8a4 100644 --- a/board/rockchip/evb_rk3288/MAINTAINERS +++ b/board/rockchip/evb_rk3288/MAINTAINERS @@ -4,3 +4,9 @@ S: Maintained F: board/rockchip/evb_rk3288 F: include/configs/evb_rk3288.h F: configs/evb-rk3288_defconfig + +ROCK-PI-N8 +M: Jagan Teki +S: Maintained +F: configs/rock-pi-n8-rk3288_defconfig +F: arch/arm/dts/rk3288-rock-pi-n8-u-boot.dtsi diff --git a/configs/rock-pi-n8-rk3288_defconfig b/configs/rock-pi-n8-rk3288_defconfig new file mode 100644 index 0000000000..6b31e19eda --- /dev/null +++ b/configs/rock-pi-n8-rk3288_defconfig @@ -0,0 +1,66 @@ +CONFIG_ARM=y +# CONFIG_SPL_USE_ARCH_MEMCPY is not set +# CONFIG_SPL_USE_ARCH_MEMSET is not set +CONFIG_ARCH_ROCKCHIP=y +CONFIG_SYS_TEXT_BASE=0x00100000 +CONFIG_ENV_OFFSET=0x3F8000 +CONFIG_ROCKCHIP_RK3288=y +CONFIG_TARGET_EVB_RK3288=y +CONFIG_SPL_STACK_R_ADDR=0x80000 +CONFIG_NR_DRAM_BANKS=1 +CONFIG_DEBUG_UART_BASE=0xff690000 +CONFIG_DEBUG_UART_CLOCK=24000000 +CONFIG_DEBUG_UART=y +CONFIG_USE_PREBOOT=y +CONFIG_SILENT_CONSOLE=y +CONFIG_DEFAULT_FDT_FILE="rk3288-rock-pi-n8.dtb" +CONFIG_DISPLAY_BOARDINFO_LATE=y +CONFIG_SPL_STACK_R=y +CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000 +CONFIG_CMD_SPL=y +CONFIG_CMD_GPIO=y +CONFIG_CMD_GPT=y +CONFIG_CMD_I2C=y +CONFIG_CMD_MMC=y +# CONFIG_CMD_SETEXPR is not set +CONFIG_CMD_CACHE=y +CONFIG_CMD_TIME=y +CONFIG_CMD_PMIC=y +CONFIG_CMD_REGULATOR=y +# CONFIG_SPL_DOS_PARTITION is not set +# CONFIG_SPL_EFI_PARTITION is not set +CONFIG_SPL_PARTITION_UUIDS=y +CONFIG_SPL_OF_CONTROL=y +CONFIG_DEFAULT_DEVICE_TREE="rk3288-rock-pi-n8" +CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents" +CONFIG_ENV_IS_IN_MMC=y +CONFIG_SYS_RELOC_GD_ENV_ADDR=y +CONFIG_REGMAP=y +CONFIG_SPL_REGMAP=y +CONFIG_SYSCON=y +CONFIG_SPL_SYSCON=y +# CONFIG_SPL_SIMPLE_BUS is not set +CONFIG_CLK=y +CONFIG_SPL_CLK=y +CONFIG_ROCKCHIP_GPIO=y +CONFIG_SYS_I2C_ROCKCHIP=y +CONFIG_LED=y +CONFIG_LED_GPIO=y +CONFIG_MMC_DW=y +CONFIG_MMC_DW_ROCKCHIP=y +CONFIG_DM_ETH=y +CONFIG_ETH_DESIGNWARE=y +CONFIG_GMAC_ROCKCHIP=y +CONFIG_PINCTRL=y +CONFIG_SPL_PINCTRL=y +CONFIG_DM_PMIC=y +# CONFIG_SPL_PMIC_CHILDREN is not set +CONFIG_PMIC_RK8XX=y +CONFIG_DM_REGULATOR_FIXED=y +CONFIG_REGULATOR_RK8XX=y +CONFIG_PWM_ROCKCHIP=y +CONFIG_RAM=y +CONFIG_SPL_RAM=y +CONFIG_DEBUG_UART_SHIFT=2 +CONFIG_SYSRESET=y +CONFIG_ERRNO_STR=y