From patchwork Thu Jul 23 12:39:47 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1571 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 0E2213F03F for ; Thu, 23 Jul 2020 14:40:26 +0200 (CEST) Received: by mail-pj1-f71.google.com with SMTP id 4sf3401291pjf.5 for ; Thu, 23 Jul 2020 05:40:25 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1595508025; cv=pass; d=google.com; s=arc-20160816; b=O8ghQdpRoAbKDLgQkC0+/Ohk10YY7T62HNtwsuGFZ9K5s8B3T1ThNG+kLiuJZjc+ZD 24ohM7rJoU/sF08dkAnSrVNFx9I+eyYIBEQGKpOnbo4IJVJkxVBg+n9xKTilfbSJruX8 VS2qNTKXCL+QBbZVJeK+qwOL4Areu+iv2X2dqPM3VotN0kBjn01XYqKla31v8DWxJ+k5 jWqs6R4eOnCzdAtQRppOJHq2CTTVHnmt7TbuxEBY9FgiLzLg/vUaSgg/jaEdzwp55ZoV PHX5aKTajjRnxYG29IYZlAVA5gKwmMBIUB/Nbb9g4PNMwGreNjmEdc5iNj3sbY8+eqtB 9eVw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=evC1c9decnYhS7o8v7BmmTpfXEWVWLM4TUjdzUoOWvQ=; b=RGcIcv9xRci/vXyXSy3FvcvOr2OprEM/RlwW6H5xDqaeOVx48Pppy67sf6nWeMAiAJ 9H32rCCk0R3UtpQgS2xGR4yEcdKnOE+UcZp6iGgnHL+THDy96aQNh7dsC9pp4ENWV6i5 w1pG/5QqXFb4a8L52TApl4tsKqpGE+xUA270B7THeoJjIs4yGs6B/ChJYoxR1SvqaDTN tHa+tYmYOyUetEjrv1/9GDHSmXul1cH08wuhGeOhTQgj+sti1NEmtUBnBb6Zfl3sjvpz j+wzVQGysOgY0eaPRLIWk4CfS2ufRWospTSlgigPE8WUGcaRUiINrU9p5WlWhnoyVsiN MNhA== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=dMhUzTY8; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=evC1c9decnYhS7o8v7BmmTpfXEWVWLM4TUjdzUoOWvQ=; b=U95lJqxZQOqfVIQ1IkuZ2kHVJRL4Ou6jmoM+bXFPg5HEm/aYfFUTV7wcxdEf265VHq WeeG4eOcrOysO+S2RigpgyLWOa/DDOJgNViVEuPNVwz2uExv4UDbE/PEnI2PCuhO3mbR UCuuYFIP4nNk7TEEuzLO06/YnFSxGR0/lKYJQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=evC1c9decnYhS7o8v7BmmTpfXEWVWLM4TUjdzUoOWvQ=; b=sCu637AjLjMkqh44gFbXALwpG3xQGXFE+LrUctSfpPLCDcvIIcuvT3UTwCnpo6exdI 18fQbc97098pS0yvHVyh9+KFqvUY+9qaAA91ji57VIFgIszV6uymlWaVYwhNx6jKMkNR U+kSYPHhvSg7fuUr5SNYQVD5ksJ5Td1lRFFQLx041ldgqRD4WdjeSeMrtQNqtwy2bc/2 xEIban1dvqNLRao+VjoWgzCCYR8FrmDwnUbFtB+iUVHMwEDJrFCcH11BbjZwckiYQTlr 2wnwUa/XlZr9u3KXBThysqnOxjfTFshRp03UC3C2QnxB8BUDdqvW2xE07H2uVLwS/j9t lm8w== X-Gm-Message-State: AOAM532MBAXioqtJXn3aY8ZhHRfGwHK+vxGL1tve1nhfsT4PW8yJyph+ +YRolt6J8kwcJAdbfjuFUj7ohafq X-Google-Smtp-Source: ABdhPJzTG3MQRoAkapxmJFqsrsKXyDWcCwsNcfQB51fNlT9jy9ufknXOx/zb66JjlF/yf2kUxDfNxw== X-Received: by 2002:a17:90a:6983:: with SMTP id s3mr214564pjj.55.1595508024822; Thu, 23 Jul 2020 05:40:24 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a63:525b:: with SMTP id s27ls1560409pgl.11.gmail; Thu, 23 Jul 2020 05:40:24 -0700 (PDT) X-Received: by 2002:a63:7707:: with SMTP id s7mr3888118pgc.295.1595508024315; Thu, 23 Jul 2020 05:40:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1595508024; cv=none; d=google.com; s=arc-20160816; b=eDO0euuxel0W/WhuA/gbcEi48PZbncuLrku3M3mnkNnAZyPRZ77a1o2GnaGwFyrRSR mh+I6aNIGRiCj2u9fmqQKZNjeP6xvsoSt5gNW4sFViF8hOHvwYf0C+dFCh9uxuaFP9PA bj/Cp+LLZapa9NxlZFnTaAWTnKqzaOufBboCQ/edRRNzPtTx82N51lLiyF4SZ0Y0VB2A BOuG4vAkmwjTiKvgM+OyPPRS7/e9j9U5HJAYCMtTG3jtkntq3bQ4qeXUt9SxPRbmwqsE tf/MUTMjv3ttDs6PubVhji2UdjykmB6WOAt+EhtM59y97BF0XyKj37TbML8v6TyIsuxG +CgA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=gG6kBrOgcujqm++Gj8G4DNz/8FeWgqcq4KgkxScDy/I=; b=cPZcaN4cFSbH16wHtZALd/GRxaeSM/bcszNfnzjL3O330ldrUdgxZwqVzqnLjWrk2/ c7JfYyrX6CHDfyzY30q2YCV+oP+dObCyWSt3AQwUDb8gioHfa345Rsy0q1/f1s9DZ2zh jhvkfgCxfIOK3L89Up+k504e4peLtoIvi1rHoxJvy/8MqcTWfVgT4NMMW4cmOass8WEm sbPijaoHNrY3gldJANkjHjBISuH3K50FqTtU7ob550Of+VmDqgUbHDkr6UuGlnQHUPqQ fH0GuDZtF03lYN8YhQTFYXA7JHPd6AQTUxbtidlcfEaFbvoFu1xdhFVAuEj2onbUUzJ/ EQOQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=dMhUzTY8; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id v11sor3171353plp.71.2020.07.23.05.40.24 for (Google Transport Security); Thu, 23 Jul 2020 05:40:24 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:902:c082:: with SMTP id j2mr3673461pld.285.1595508023987; Thu, 23 Jul 2020 05:40:23 -0700 (PDT) Received: from localhost.localdomain ([2405:201:c809:c7d5:cbf:ea0:8a30:a3af]) by smtp.gmail.com with ESMTPSA id m26sm3051270pff.84.2020.07.23.05.40.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 23 Jul 2020 05:40:23 -0700 (PDT) From: Jagan Teki To: Heiko Stuebner , Rob Herring Cc: Suniel Mahesh , Michael Trimarchi , linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-amarula , Jagan Teki Subject: [PATCH 3/7] arm64: dts: rockchip: Add Engicam PX30.Core SOM Date: Thu, 23 Jul 2020 18:09:47 +0530 Message-Id: <20200723123951.149497-4-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20200723123951.149497-1-jagan@amarulasolutions.com> References: <20200723123951.149497-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=dMhUzTY8; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , PX30.Core is an EDIMM SOM based on Rockchip PX30 from Engicam. General features: - Rockchip PX30 - Up to 2GB DDR4 - eMMC 4 GB expandible - rest of PX30 features PX30.Core needs to mount on top of Engicam baseboards for creating complete platform boards. Possible baseboards are, - EDIMM2.2 - C.TOUCH 2.0 10.1" Open Frame Add support for it. Signed-off-by: Jagan Teki --- .../boot/dts/rockchip/px30-px30-core.dtsi | 250 ++++++++++++++++++ 1 file changed, 250 insertions(+) create mode 100644 arch/arm64/boot/dts/rockchip/px30-px30-core.dtsi diff --git a/arch/arm64/boot/dts/rockchip/px30-px30-core.dtsi b/arch/arm64/boot/dts/rockchip/px30-px30-core.dtsi new file mode 100644 index 000000000000..26f81dbeab4d --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/px30-px30-core.dtsi @@ -0,0 +1,250 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2020 Fuzhou Rockchip Electronics Co., Ltd + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutions(India) + */ + +#include +#include + +/ { + compatible = "engicam,px30-px30-core", "rockchip,px30"; +}; + +&cpu0 { + cpu-supply = <&vdd_arm>; +}; + +&cpu1 { + cpu-supply = <&vdd_arm>; +}; + +&cpu2 { + cpu-supply = <&vdd_arm>; +}; + +&cpu3 { + cpu-supply = <&vdd_arm>; +}; + +&emmc { + cap-mmc-highspeed; + mmc-hs200-1_8v; + non-removable; + status = "okay"; +}; + +&gmac { + clock_in_out = "output"; + phy-supply = <&vcc_3v3>; /* +3V3_SOM */ + snps,reset-active-low; + snps,reset-delays-us = <0 50000 50000>; + snps,reset-gpio = <&gpio2 RK_PB5 GPIO_ACTIVE_HIGH>; +}; + +&i2c0 { + status = "okay"; + + rk809: pmic@20 { + compatible = "rockchip,rk809"; + reg = <0x20>; + interrupt-parent = <&gpio0>; + interrupts = ; + pinctrl-names = "default"; + pinctrl-0 = <&pmic_int>; + rockchip,system-power-controller; + wakeup-source; + #clock-cells = <1>; + clock-output-names = "rk808-clkout1", "rk808-clkout2"; + + vcc1-supply = <&vcc5v0_sys>; + vcc2-supply = <&vcc5v0_sys>; + vcc3-supply = <&vcc5v0_sys>; + vcc4-supply = <&vcc5v0_sys>; + vcc5-supply = <&vcc3v3_sys>; + vcc6-supply = <&vcc3v3_sys>; + vcc7-supply = <&vcc3v3_sys>; + vcc8-supply = <&vcc3v3_sys>; + vcc9-supply = <&vcc5v0_sys>; + + regulators { + vdd_log: DCDC_REG1 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <1350000>; + regulator-min-microvolt = <950000>; + regulator-name = "vdd_log"; + regulator-ramp-delay = <6001>; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <950000>; + }; + }; + + vdd_arm: DCDC_REG2 { + regulator-max-microvolt = <1350000>; + regulator-min-microvolt = <950000>; + regulator-name = "vdd_arm"; + regulator-ramp-delay = <6001>; + regulator-always-on; + regulator-boot-on; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt = <950000>; + }; + }; + + vcc_ddr: DCDC_REG3 { + regulator-always-on; + regulator-boot-on; + regulator-name = "vcc_ddr"; + + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + vcc_3v3: DCDC_REG4 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <3300000>; + regulator-min-microvolt = <3300000>; + regulator-name = "vcc_3v3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <3300000>; + }; + }; + + vcc3v3_sys: DCDC_REG5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vcc3v3_sys"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <3300000>; + }; + }; + + vcc_1v0: LDO_REG1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1000000>; + regulator-max-microvolt = <1000000>; + regulator-name = "vcc_1v0"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <1000000>; + }; + }; + + vcc_1v8: LDO_REG2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc_1v8"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <1800000>; + }; + }; + + vdd_1v0: LDO_REG3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1000000>; + regulator-max-microvolt = <1000000>; + regulator-name = "vdd_1v0"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <1000000>; + }; + }; + + vcc3v0_pmu: LDO_REG4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vcc3v0_pmu"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <3300000>; + + }; + }; + + vccio_sd: LDO_REG5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vccio_sd"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <3300000>; + }; + }; + + vcc5v0_host: SWITCH_REG2 { + regulator-always-on; + regulator-boot-on; + regulator-name = "vcc5v0_host"; + }; + }; + }; +}; + +&io_domains { + vccio1-supply = <&vcc_3v3>; + vccio2-supply = <&vcc_3v3>; + vccio3-supply = <&vcc_3v3>; + vccio4-supply = <&vcc_3v3>; + vccio5-supply = <&vcc_3v3>; + vccio6-supply = <&vcc_1v8>; + status = "okay"; +}; + +&pinctrl { + pmic { + pmic_int: pmic_int { + rockchip,pins = <0 RK_PA7 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; +}; + +&pmu_io_domains { + pmuio1-supply = <&vcc_3v3>; + pmuio2-supply = <&vcc_3v3>; + status = "okay"; +}; + +&pwm0 { + status = "okay"; +}; + +&sdmmc { + cap-mmc-highspeed; + cap-sd-highspeed; + card-detect-delay = <800>; + vqmmc-supply = <&vcc_3v3>; +}; + +&tsadc { + rockchip,hw-tshut-mode = <1>; + rockchip,hw-tshut-polarity = <1>; + status = "okay"; +};