From patchwork Fri Jul 24 10:51:14 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1578 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pf1-f199.google.com (mail-pf1-f199.google.com [209.85.210.199]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id D33D43F053 for ; Fri, 24 Jul 2020 12:51:38 +0200 (CEST) Received: by mail-pf1-f199.google.com with SMTP id p127sf5979543pfb.18 for ; Fri, 24 Jul 2020 03:51:38 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1595587897; cv=pass; d=google.com; s=arc-20160816; b=JYkN0wbQCnzRlBOgaFx6wcusjiL9fTMCMvTHAOtTUIdpbVbEIUwnOFxkAbA6ZvNig5 HOJ0boI8bjdU/Qlloj+Si22JVe7gPY7AynUZqGbc1nN9kSWxGU4vbTl4BX61fUG2YodG LEAXRSxp8Gh0NHgTLBzt9qH+zO3jlajhhmE36YhMrEUsJRD2f63xGxM9+C2NOCkmtxVd HM3CW4YIV0vE6STSy7SBe0fOYN2pWC+SU3M+1VFReVoHKgW1U0Dqbk3pL+cQyP6nkC1g mHiJtge0DIMJQc6pZIcV9s71T8yuWW7nfRunh3cIpubhKVvVPYC1bI8d9gtzYLgkGI7J mAhA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=vzw64cdQArsNjCcK42Fyujr3SpVAmyzeTduyqSq7DE0=; b=WwxfJcVuab7fhn/Ol47PNbEgKbFZdmqys4fPEJ318bduLOcAVlCX0T98qprQEdZd9Z G5mZSURRbB7xQ5HN3eCfDMHuXdFbXeBV3PzWg0//d1FNI2/orj4n7mqGjuqg4W0S2jMM ylyIhS12iJPkUAFJhKisZTI5cGzOfEguHApOfgzSy/TV3b4TMKhwgph0iaEX73UXbX48 yOu7OEcO0Cc2dMrctD3MruEcWTXSaq2ZbnnRL1OvQIK4kc614UxnvuPwSXuOSXlZny+n Gk4LGhOkA9og3GCQScjp3nsN9+tsIOyPxiA9CoxLzHl98aql+jZqusIOblwpjXu45oOJ pFlw== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=doVDXE0D; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=vzw64cdQArsNjCcK42Fyujr3SpVAmyzeTduyqSq7DE0=; b=TNottzcjY3Jvuew/bT0pxRXXxvsuH0/kyyWsWTZ+k5HFFvBmUOVaoptxeJAXcH5cd8 c+y3kJ1teUe/OgOrXodn6cyvYForpRKfrb6kEf827XXy22GYtJ5u83SfwpvHbvMY0I7u G/qDV6NdCcJ1eF7UC6TN8mrW83xdjvSQvoJTY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=vzw64cdQArsNjCcK42Fyujr3SpVAmyzeTduyqSq7DE0=; b=eV2mO9J9FggvS9efcT1uP5k8PxsrG/Gc/uaCxlgYV25ZQhm3o8yR5TtrpFoJEUkRjd a7Hu5sSyiML7hqPY9Ky0yQjlWP5fMPV/cR+N7R7EyAb3bsjvFmAHiZGGgcFYRs0QJfFB Cmo2TKjEqUYIFRTOd0YR9DLgJajqHsbp+ecslHP7ukcWdErS0rG7ORn4F8iAYtOjtzGy TRfU/tM80moKe9P6lNzojADe62mPkIJsuTwjyvz3vSQZMEHHfKC8MT9O39LNXAZW90df nBv6dC73huVW/EsItp8DJ4AutFlJDUGmfrCrQpdX9lw+/UDDCRtd7FKU1UDF96x/t+2R PMOg== X-Gm-Message-State: AOAM533nPj6G4S5Chv+UmZm1jqhsbZk3cI2D3ZuhCFRkOIu3+KwKLXBT WvXVNsbDtc389T1IptUzwfkkVB+S X-Google-Smtp-Source: ABdhPJzScecvOxRB2hoAlsOoSZWlHa+KaNaGRrJ1ukBNCbEFUyfUXB9p1B90eZIEGQqmTd7sh5tvxQ== X-Received: by 2002:a17:90a:c085:: with SMTP id o5mr4974439pjs.196.1595587897583; Fri, 24 Jul 2020 03:51:37 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a62:8c01:: with SMTP id m1ls2674294pfd.2.gmail; Fri, 24 Jul 2020 03:51:37 -0700 (PDT) X-Received: by 2002:aa7:930b:: with SMTP id 11mr8662574pfj.320.1595587897080; Fri, 24 Jul 2020 03:51:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1595587897; cv=none; d=google.com; s=arc-20160816; b=FsFFciygZ19+jBSqDW1RxcreHZT4fh+ajlUHUuPzynlM4An3pNtfNeKymucA849kFP JK7eTZKsCp8fMOjvvc9f+fXZbvM4mNlQa0xQYvC5bTIHR6w1B37ZsPg8xPNSg1QlwAPw 8VR2MftGkZBIDlmngQwgPFFtSDLJr5x/SWcpPcBpgtyKrvKfeGq/CDFVevD3/6Sn2+Pg xq8gIcAahBz/gy1J9ID5xsmlIWmfjDw4gD5A2xMkMDwRqGJh9TXFHhfQQZIwP5dRULPr jbYjLkP/0YUUzbIt2Cu4EHmfirkuscjdvUs3v8v5VTOoFGKdNftlJ/w7+1ldqbKGLz8q RGPg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=VXJfa3N+733rFCkzZxlAfA31r+PY/V4njiK+5lv+BHo=; b=QdeNVzrT8eBce0FCyFTpjeqpdfiahrjkBt4R04ko6vwkV/xvjcX9Pjnfm1LHwcL3rJ rrlLV02ZD/e23J337m03DwmLDxo41jW/L6Ke0RHPh8dtmZnmcwt3K1IS4nNpIWdkUeJZ DuYdfW7tHbyMr7qxDctnrGjKL/aO4pr+6cPKOCWmc7n15u32lkAfDQ1qVI73MZI+pr9o Yj0kTA/CnGhX0jx0cdAhAzAWfOlEDMVF/mkvPog1Yrb9xVBa2MN8AQqVHy1QUNa7O8LX mRAPs6a/Lgtj3zhz83VrRpTj0TanBMYkJMfqDp6M8NOQbjrUyPTaks6c17x992cR+XDB gtCw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=doVDXE0D; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f65.google.com (mail-sor-f65.google.com. [209.85.220.65]) by mx.google.com with SMTPS id a18sor6623454pfd.2.2020.07.24.03.51.37 for (Google Transport Security); Fri, 24 Jul 2020 03:51:37 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) client-ip=209.85.220.65; X-Received: by 2002:aa7:9303:: with SMTP id 3mr8277694pfj.108.1595587896711; Fri, 24 Jul 2020 03:51:36 -0700 (PDT) Received: from localhost.localdomain ([2405:201:c809:c7d5:cd2a:efcb:83c4:4e50]) by smtp.gmail.com with ESMTPSA id g22sm5595498pgb.82.2020.07.24.03.51.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 24 Jul 2020 03:51:35 -0700 (PDT) From: Jagan Teki To: Kever Yang , Philipp Tomsich , Simon Glass Cc: Suniel Mahesh , U-Boot-Denx , linux-rockchip@lists.infradead.org, linux-amarula , Jagan Teki Subject: [PATCH 2/7] arm: dts: rockchip: Add Engicam PX30.Core SOM Date: Fri, 24 Jul 2020 16:21:14 +0530 Message-Id: <20200724105119.13123-3-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20200724105119.13123-1-jagan@amarulasolutions.com> References: <20200724105119.13123-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=doVDXE0D; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , PX30.Core is an EDIMM SOM based on Rockchip PX30 from Engicam. General features: - Rockchip PX30 - Up to 2GB DDR4 - eMMC 4 GB expandible - rest of PX30 features PX30.Core needs to mount on top of Engicam baseboards for creating complete platform boards. Possible baseboards are, - EDIMM2.2 - C.TOUCH 2.0 10.1" Open Frame Add support for it. Signed-off-by: Jagan Teki Reviewed-by: Kever Yang --- Note: - Linux ML link: https://lkml.org/lkml/2020/7/23/519 arch/arm/dts/px30-px30-core.dtsi | 250 +++++++++++++++++++++++++++++++ 1 file changed, 250 insertions(+) create mode 100644 arch/arm/dts/px30-px30-core.dtsi diff --git a/arch/arm/dts/px30-px30-core.dtsi b/arch/arm/dts/px30-px30-core.dtsi new file mode 100644 index 0000000000..26f81dbeab --- /dev/null +++ b/arch/arm/dts/px30-px30-core.dtsi @@ -0,0 +1,250 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2020 Fuzhou Rockchip Electronics Co., Ltd + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutions(India) + */ + +#include +#include + +/ { + compatible = "engicam,px30-px30-core", "rockchip,px30"; +}; + +&cpu0 { + cpu-supply = <&vdd_arm>; +}; + +&cpu1 { + cpu-supply = <&vdd_arm>; +}; + +&cpu2 { + cpu-supply = <&vdd_arm>; +}; + +&cpu3 { + cpu-supply = <&vdd_arm>; +}; + +&emmc { + cap-mmc-highspeed; + mmc-hs200-1_8v; + non-removable; + status = "okay"; +}; + +&gmac { + clock_in_out = "output"; + phy-supply = <&vcc_3v3>; /* +3V3_SOM */ + snps,reset-active-low; + snps,reset-delays-us = <0 50000 50000>; + snps,reset-gpio = <&gpio2 RK_PB5 GPIO_ACTIVE_HIGH>; +}; + +&i2c0 { + status = "okay"; + + rk809: pmic@20 { + compatible = "rockchip,rk809"; + reg = <0x20>; + interrupt-parent = <&gpio0>; + interrupts = ; + pinctrl-names = "default"; + pinctrl-0 = <&pmic_int>; + rockchip,system-power-controller; + wakeup-source; + #clock-cells = <1>; + clock-output-names = "rk808-clkout1", "rk808-clkout2"; + + vcc1-supply = <&vcc5v0_sys>; + vcc2-supply = <&vcc5v0_sys>; + vcc3-supply = <&vcc5v0_sys>; + vcc4-supply = <&vcc5v0_sys>; + vcc5-supply = <&vcc3v3_sys>; + vcc6-supply = <&vcc3v3_sys>; + vcc7-supply = <&vcc3v3_sys>; + vcc8-supply = <&vcc3v3_sys>; + vcc9-supply = <&vcc5v0_sys>; + + regulators { + vdd_log: DCDC_REG1 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <1350000>; + regulator-min-microvolt = <950000>; + regulator-name = "vdd_log"; + regulator-ramp-delay = <6001>; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <950000>; + }; + }; + + vdd_arm: DCDC_REG2 { + regulator-max-microvolt = <1350000>; + regulator-min-microvolt = <950000>; + regulator-name = "vdd_arm"; + regulator-ramp-delay = <6001>; + regulator-always-on; + regulator-boot-on; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt = <950000>; + }; + }; + + vcc_ddr: DCDC_REG3 { + regulator-always-on; + regulator-boot-on; + regulator-name = "vcc_ddr"; + + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + vcc_3v3: DCDC_REG4 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <3300000>; + regulator-min-microvolt = <3300000>; + regulator-name = "vcc_3v3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <3300000>; + }; + }; + + vcc3v3_sys: DCDC_REG5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vcc3v3_sys"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <3300000>; + }; + }; + + vcc_1v0: LDO_REG1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1000000>; + regulator-max-microvolt = <1000000>; + regulator-name = "vcc_1v0"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <1000000>; + }; + }; + + vcc_1v8: LDO_REG2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc_1v8"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <1800000>; + }; + }; + + vdd_1v0: LDO_REG3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1000000>; + regulator-max-microvolt = <1000000>; + regulator-name = "vdd_1v0"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <1000000>; + }; + }; + + vcc3v0_pmu: LDO_REG4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vcc3v0_pmu"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <3300000>; + + }; + }; + + vccio_sd: LDO_REG5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vccio_sd"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <3300000>; + }; + }; + + vcc5v0_host: SWITCH_REG2 { + regulator-always-on; + regulator-boot-on; + regulator-name = "vcc5v0_host"; + }; + }; + }; +}; + +&io_domains { + vccio1-supply = <&vcc_3v3>; + vccio2-supply = <&vcc_3v3>; + vccio3-supply = <&vcc_3v3>; + vccio4-supply = <&vcc_3v3>; + vccio5-supply = <&vcc_3v3>; + vccio6-supply = <&vcc_1v8>; + status = "okay"; +}; + +&pinctrl { + pmic { + pmic_int: pmic_int { + rockchip,pins = <0 RK_PA7 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; +}; + +&pmu_io_domains { + pmuio1-supply = <&vcc_3v3>; + pmuio2-supply = <&vcc_3v3>; + status = "okay"; +}; + +&pwm0 { + status = "okay"; +}; + +&sdmmc { + cap-mmc-highspeed; + cap-sd-highspeed; + card-detect-delay = <800>; + vqmmc-supply = <&vcc_3v3>; +}; + +&tsadc { + rockchip,hw-tshut-mode = <1>; + rockchip,hw-tshut-polarity = <1>; + status = "okay"; +};