From patchwork Fri Jul 24 10:51:16 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1580 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pg1-f197.google.com (mail-pg1-f197.google.com [209.85.215.197]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id E9DFC3F053 for ; Fri, 24 Jul 2020 12:51:45 +0200 (CEST) Received: by mail-pg1-f197.google.com with SMTP id e22sf6088421pgl.6 for ; Fri, 24 Jul 2020 03:51:45 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1595587904; cv=pass; d=google.com; s=arc-20160816; b=0KH+D0E8UrcM3DAggTCpYp7jpxLQ8EJjW7B5aH4i2hcU1X4ZGASFZOnq9Q6k9M3d+o UPLzFeHEbVySpPM0jr6Ns+ULKkIe8JMbNavkJffD6YPo5EESNyMSYubYptrGPg4HbEgC Ea/Hhh1trx+hFvNSy+mLaA+08qSWH7BWK7vLTyawcC+Zrhf9+dRNjzZD4bbwX5lFWnRE 5jy8NL1LhqPKtLz/ONROXjrAf+v52c89gwJQHst7RQgoMISn7PDFIRVqWJP94xMZ/6Br f5cGIoVZzFppUw8JHubavK52e9hdQBYPp+RukvwdyqQ9jpgFwnmpxKOMEhmTL3wmR3Cd 049Q== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=5DIiQONjkNIFmmhAoLokFQZbHcka9RzPMAdiT7dyY6k=; b=bWphDGdre+dZCj7tCq9GFAmXwKY8z8sYf3EFQOnTpk7deQcEs2I5JUEZvjs3jlloOA N8AOU2fXYapRyrDf4QnwVA8xrul8GsaU6XF5YIrL2fqbpIvgeRi9TaSnG9HYRF8A9/PP Y86cy2OvoCjjZdar6NkFkttoGsEaB1PlmxAtrF3K6Q/JWNfPp5W4zTMzj9Ygkg3foAN3 eC3p5CZMP+5lQ2e249gOuyP+n4LHbThAF/Wti+lFyuUkbrwQ3Q/26+Nshh8AKD5iNk81 Oxn31+G8KKPyHhEEasS2DX+D+WDUBtnDJYdsY4x0W38uEd4PtzjpymD+D2fE6eId+J8T tBog== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Ddntgquk; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=5DIiQONjkNIFmmhAoLokFQZbHcka9RzPMAdiT7dyY6k=; b=nNxLbjwkkfPbrwaRL28wt3dioGTJlZ1NalUVcEJHJ2W2wQSS7VR6pp4XvH4yXwe+U8 KScW5xzSgYYGr5i/qx44Zt+xRPq9rsWSdMz4Rd3umglahIfD7nVl18wPEDJh0DOndgbY TQbi/WJ8eTc2ViOcX5IdRwUS9tmMgvF/cN8d8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=5DIiQONjkNIFmmhAoLokFQZbHcka9RzPMAdiT7dyY6k=; b=a5jtwfNONttccGMCW97eKc0niwLI5NDh/AAN3Acf2aukS3Kh+xieYkL7YJAEsxkYR8 ReCDMKYHSmXjC2OPVcKkgOb5KkYcs5WkE9vxLZlBi9SE6RetFOJ0aE/lv9LCSj2KGtUs owTXkRLZK9vFMuS09Fa2yP0k/F4FHAhYrhK6fTOknYDGOpyxbI7qKdAFYENZhfVD0VdM fSZWi7K2gpaiHJR7QqRHVddo4KJkzAXIzWodkjbZ5ZpMBnEyYX65ySockfZ+ItwDsAMj NmA1KrASZcF+U5xLx1qPd0NhWRn/9g0pjzIKmoi4QtIE1q1529p0sBqXtxR7MJ3/JHki /ZYg== X-Gm-Message-State: AOAM5337vSM4ojG80511kkE37z3JV0dWMYChuyRzdATo/4px6hO4ilXm B3Q20iRis5QLNHwDM7gAAVxgQdEi X-Google-Smtp-Source: ABdhPJxHK/qQFp0R1ABdL+HiPf23xs8YfR/fuoB78ijacENvuWy2V8+qAH0pL2QZkac9k5u+n/+iZw== X-Received: by 2002:a17:90a:70c3:: with SMTP id a3mr4823760pjm.107.1595587904733; Fri, 24 Jul 2020 03:51:44 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a62:ea02:: with SMTP id t2ls2669588pfh.6.gmail; Fri, 24 Jul 2020 03:51:44 -0700 (PDT) X-Received: by 2002:a63:7f53:: with SMTP id p19mr7417641pgn.299.1595587904163; Fri, 24 Jul 2020 03:51:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1595587904; cv=none; d=google.com; s=arc-20160816; b=ISK33v375vgdfjnPoq/KBn/lT1m+NWPNExMsEI3UOCR/hF54/b3jmtL40SaXHy58U1 vOMxPkSvZkbmqRTUwxCkxH8BCSJHnWqf1wpYCSD7oriR+59SGgpo8T1GcP/tiaYu/9rC E2a4mrsVnBURNg9sNCd2QujxnPpGYqQ7AUXjf8StSciDKlRSnTJZ80SH55LB22nFqp48 RyOWoTxgdKGsAWd4oMbcl4IlKTJRp5Wyf/SQV+SO4u90/F6ffH9Fy9j8LKxXatKGA+FD SZ5PRmJWkoA+Q6Z7gBiyRFHt8R+kTxIZjwL9vw58i4nsNMBRVXJeIQIYKqGwXJPuYwTq wE/w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=diIwmlIWg1K2+IvZBCvR4cNvCHtMX963JYge6PF5TsQ=; b=E1l8GJf2O8BlSdaGWp7ifG/hI3VOds8Hh3nyVBtnfjyRLsJdjCTlJdH5on3PiGOrPx nAZUtjC0aWgT7WS1WeXPiXGcK01SbPcDeXmijG90vGK523/kfmZ97aXc4yzyat6tUUvA gxKyr0gDO2JBwXKhmHxXeV5UAoK1kFSA0aAwRMtCLfdfsvMT3UGgH5YpsED0SNiC5omW zhbnnIMS9DVRiBAEKD/fT7W+A/OpEogE0UcR2cU3Uhj5kzNxaSsnZP2NqOOolqvee0Ot Qjpmlw3WQnb+PDzZVSWgkBnB1I3DRE7b5sh8QstBJZa6HWSnXuRttxIohNcRriik+GsQ gDzA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Ddntgquk; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f65.google.com (mail-sor-f65.google.com. [209.85.220.65]) by mx.google.com with SMTPS id j127sor6725774pfb.13.2020.07.24.03.51.44 for (Google Transport Security); Fri, 24 Jul 2020 03:51:44 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) client-ip=209.85.220.65; X-Received: by 2002:a62:1c13:: with SMTP id c19mr8020393pfc.52.1595587903824; Fri, 24 Jul 2020 03:51:43 -0700 (PDT) Received: from localhost.localdomain ([2405:201:c809:c7d5:cd2a:efcb:83c4:4e50]) by smtp.gmail.com with ESMTPSA id g22sm5595498pgb.82.2020.07.24.03.51.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 24 Jul 2020 03:51:43 -0700 (PDT) From: Jagan Teki To: Kever Yang , Philipp Tomsich , Simon Glass Cc: Suniel Mahesh , U-Boot-Denx , linux-rockchip@lists.infradead.org, linux-amarula , Jagan Teki Subject: [PATCH 4/7] rockchip: Add Engicam PX30.Core EDIMM2.2 Starter Kit Date: Fri, 24 Jul 2020 16:21:16 +0530 Message-Id: <20200724105119.13123-5-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20200724105119.13123-1-jagan@amarulasolutions.com> References: <20200724105119.13123-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Ddntgquk; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , PX30.Core is an EDIMM SOM based on Rockchip PX30 from Engicam. EDIMM2.2 Starter Kit is an EDIMM 2.2 Form Factor Capacitive Evaluation Board from Engicam. PX30.Core needs to mount on top of this Evaluation board for creating complete PX30.Core EDIMM2.2 Starter Kit. Add support for it. Signed-off-by: Jagan Teki Reviewed-by: Kever Yang --- Note: - Linux ML link: https://lkml.org/lkml/2020/7/23/520 arch/arm/dts/Makefile | 3 +- arch/arm/dts/px30-px30-core-edimm2.2.dts | 21 +++++ arch/arm/mach-rockchip/px30/Kconfig | 6 ++ board/rockchip/evb_px30/MAINTAINERS | 6 ++ configs/px30-core-edimm2.2-px30_defconfig | 108 ++++++++++++++++++++++ 5 files changed, 143 insertions(+), 1 deletion(-) create mode 100644 arch/arm/dts/px30-px30-core-edimm2.2.dts create mode 100644 configs/px30-core-edimm2.2-px30_defconfig diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile index cee10f533f..8198808ba5 100644 --- a/arch/arm/dts/Makefile +++ b/arch/arm/dts/Makefile @@ -71,7 +71,8 @@ dtb-$(CONFIG_MACH_S700) += \ dtb-$(CONFIG_ROCKCHIP_PX30) += \ px30-evb.dtb \ - px30-firefly.dtb + px30-firefly.dtb \ + px30-px30-core-edimm2.2.dtb dtb-$(CONFIG_ROCKCHIP_RK3036) += \ rk3036-sdk.dtb diff --git a/arch/arm/dts/px30-px30-core-edimm2.2.dts b/arch/arm/dts/px30-px30-core-edimm2.2.dts new file mode 100644 index 0000000000..c36280ce7f --- /dev/null +++ b/arch/arm/dts/px30-px30-core-edimm2.2.dts @@ -0,0 +1,21 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2020 Fuzhou Rockchip Electronics Co., Ltd + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutions(India) + */ + +/dts-v1/; +#include "px30.dtsi" +#include "px30-engicam-edimm2.2.dtsi" +#include "px30-px30-core.dtsi" + +/ { + model = "Engicam PX30.Core EDIMM2.2 Starter Kit"; + compatible = "engicam,px30-core-edimm2.2", "engicam,px30-px30-core", + "rockchip,px30"; + + chosen { + stdout-path = "serial2:115200n8"; + }; +}; diff --git a/arch/arm/mach-rockchip/px30/Kconfig b/arch/arm/mach-rockchip/px30/Kconfig index 82bbc1c86f..f1fa225251 100644 --- a/arch/arm/mach-rockchip/px30/Kconfig +++ b/arch/arm/mach-rockchip/px30/Kconfig @@ -8,6 +8,12 @@ config TARGET_EVB_PX30 EVB_PX30: * EVB_PX30 is an evaluation board for Rockchip PX30. + PX30.Core EDIMM2.2: + * PX30.Core is an EDIMM SOM based on Rockchip PX30 from Engicam. + * EDIMM2.2 is a Form Factor Capacitive Evaluation Board from Engicam. + * PX30.Core needs to mount on top of EDIMM2.2 for creating complete + PX30.Core EDIMM2.2 Starter Kit. + config ROCKCHIP_BOOT_MODE_REG default 0xff010200 diff --git a/board/rockchip/evb_px30/MAINTAINERS b/board/rockchip/evb_px30/MAINTAINERS index 4dc060c501..48fba4e046 100644 --- a/board/rockchip/evb_px30/MAINTAINERS +++ b/board/rockchip/evb_px30/MAINTAINERS @@ -5,3 +5,9 @@ F: board/rockchip/evb_px30 F: include/configs/evb_px30.h F: configs/evb-px30_defconfig F: configs/firefly-px30_defconfig + +PX30-Core-EDIMM2.2 +M: Jagan Teki +M: Suniel Mahesh +S: Maintained +F: configs/px30-core-edimm2.2-px30_defconfig diff --git a/configs/px30-core-edimm2.2-px30_defconfig b/configs/px30-core-edimm2.2-px30_defconfig new file mode 100644 index 0000000000..07205f0243 --- /dev/null +++ b/configs/px30-core-edimm2.2-px30_defconfig @@ -0,0 +1,108 @@ +CONFIG_ARM=y +CONFIG_ARCH_ROCKCHIP=y +CONFIG_SYS_TEXT_BASE=0x00200000 +CONFIG_SPL_LIBCOMMON_SUPPORT=y +CONFIG_SPL_LIBGENERIC_SUPPORT=y +CONFIG_SYS_MALLOC_F_LEN=0x2000 +CONFIG_SPL_TEXT_BASE=0x00000000 +CONFIG_ROCKCHIP_PX30=y +CONFIG_TARGET_EVB_PX30=y +CONFIG_TPL_LIBGENERIC_SUPPORT=y +CONFIG_SPL_DRIVERS_MISC_SUPPORT=y +CONFIG_SPL_STACK_R_ADDR=0x600000 +CONFIG_NR_DRAM_BANKS=1 +CONFIG_DEBUG_UART_BASE=0xFF160000 +CONFIG_DEBUG_UART_CLOCK=24000000 +CONFIG_DEBUG_UART=y +CONFIG_TPL_SYS_MALLOC_F_LEN=0x600 +# CONFIG_ANDROID_BOOT_IMAGE is not set +CONFIG_FIT=y +CONFIG_FIT_VERBOSE=y +CONFIG_SPL_LOAD_FIT=y +# CONFIG_CONSOLE_MUX is not set +CONFIG_DEFAULT_FDT_FILE="rockchip/px30-px30-core-edimm2.2.dtb" +CONFIG_MISC_INIT_R=y +# CONFIG_DISPLAY_CPUINFO is not set +CONFIG_DISPLAY_BOARDINFO_LATE=y +CONFIG_SPL_BOOTROM_SUPPORT=y +# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set +CONFIG_SPL_STACK_R=y +# CONFIG_TPL_BANNER_PRINT is not set +CONFIG_SPL_CRC32_SUPPORT=y +CONFIG_SPL_ATF=y +# CONFIG_TPL_FRAMEWORK is not set +# CONFIG_CMD_BOOTD is not set +# CONFIG_CMD_ELF is not set +# CONFIG_CMD_IMI is not set +# CONFIG_CMD_XIMG is not set +# CONFIG_CMD_LZMADEC is not set +# CONFIG_CMD_UNZIP is not set +CONFIG_CMD_GPT=y +# CONFIG_CMD_LOADB is not set +# CONFIG_CMD_LOADS is not set +CONFIG_CMD_MMC=y +CONFIG_CMD_USB=y +CONFIG_CMD_USB_MASS_STORAGE=y +# CONFIG_CMD_ITEST is not set +# CONFIG_CMD_SETEXPR is not set +# CONFIG_CMD_MISC is not set +# CONFIG_SPL_DOS_PARTITION is not set +# CONFIG_ISO_PARTITION is not set +CONFIG_EFI_PARTITION_ENTRIES_NUMBERS=64 +CONFIG_SPL_OF_CONTROL=y +CONFIG_OF_LIVE=y +CONFIG_DEFAULT_DEVICE_TREE="px30-px30-core-edimm2.2" +CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents" +CONFIG_ENV_IS_IN_MMC=y +CONFIG_SYS_RELOC_GD_ENV_ADDR=y +CONFIG_REGMAP=y +CONFIG_SPL_REGMAP=y +CONFIG_SYSCON=y +CONFIG_SPL_SYSCON=y +CONFIG_CLK=y +CONFIG_SPL_CLK=y +CONFIG_FASTBOOT_BUF_ADDR=0x800800 +CONFIG_FASTBOOT_BUF_SIZE=0x04000000 +CONFIG_ROCKCHIP_GPIO=y +CONFIG_SYS_I2C_ROCKCHIP=y +CONFIG_MISC=y +CONFIG_ROCKCHIP_OTP=y +CONFIG_MMC_DW=y +CONFIG_MMC_DW_ROCKCHIP=y +CONFIG_PHY_REALTEK=y +CONFIG_DM_ETH=y +CONFIG_ETH_DESIGNWARE=y +CONFIG_GMAC_ROCKCHIP=y +CONFIG_PINCTRL=y +CONFIG_DM_PMIC=y +CONFIG_PMIC_RK8XX=y +CONFIG_REGULATOR_PWM=y +CONFIG_DM_REGULATOR_FIXED=y +CONFIG_REGULATOR_RK8XX=y +CONFIG_PWM_ROCKCHIP=y +CONFIG_RAM=y +CONFIG_SPL_RAM=y +CONFIG_TPL_RAM=y +CONFIG_ROCKCHIP_SDRAM_COMMON=y +CONFIG_DM_RESET=y +CONFIG_DM_RNG=y +CONFIG_RNG_ROCKCHIP=y +# CONFIG_SPECIFY_CONSOLE_INDEX is not set +CONFIG_DEBUG_UART_SHIFT=2 +CONFIG_DEBUG_UART_SKIP_INIT=y +CONFIG_SOUND=y +CONFIG_SYSRESET=y +CONFIG_DM_THERMAL=y +CONFIG_USB=y +CONFIG_USB_EHCI_HCD=y +CONFIG_USB_EHCI_GENERIC=y +CONFIG_USB_GADGET=y +CONFIG_USB_GADGET_DWC2_OTG=y +CONFIG_DM_VIDEO=y +CONFIG_DISPLAY=y +CONFIG_LCD=y +CONFIG_SPL_TINY_MEMSET=y +CONFIG_TPL_TINY_MEMSET=y +CONFIG_LZO=y +CONFIG_ERRNO_STR=y +# CONFIG_EFI_LOADER is not set