From patchwork Fri Jul 24 10:51:18 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1582 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 3353C3F053 for ; Fri, 24 Jul 2020 12:51:53 +0200 (CEST) Received: by mail-pl1-f199.google.com with SMTP id c15sf5216565plz.15 for ; Fri, 24 Jul 2020 03:51:53 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1595587912; cv=pass; d=google.com; s=arc-20160816; b=wIRjjn4ilh3J96BqK77v+46+NKS893P1u5pcp947RJUhdy9G9IEUUmPaDxijin99jw 1A4S8eXs4CVfbarjxkG1hZcCy5KM1iag0M+tZhUOFSI/pEHuQlLCX+cwTum992uV8WYZ NpbXhRQHThifeuTcmQflSQ57Hh66XFwjaqKdIjBYhfXYFXdWMFPh+d7vVFPaQkR/gEk8 tOrc9rzdjwWyQdXUIkV63uAtElwE+Il1Yl2Xe1mdzWD9H08Uoa1l6liWQjk51F9BzRNk 1+RLAyh4LCrDt84OYGUhOhSJ6UQgAkrDMkwlQKqxUD7bdgJIJpGlSzk1Q7HQmdKlr4Zl 1ilA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=cgc9l7v4Q4sLDtYoNDEKmQnyT+D2Y3ydnThwca3+etY=; b=aRdZl6pjl8dtaeIgywa8WR3pNPlmvjG/d1muev1EcC0enSHXPbxAD3tmdyi490Amae vQAXFjSAx28mnpuy4PiP9ZeWHT6826ND5dLmuiUmx3CVIjMYoaN6ndNKDJxTR4fLWjms JhxOfdkr3M40HsNMe9l2H2tzhZMGpTTzMp2RRfmZj2+BnMS0J+JyvkvqvCCASb2xNE3X TOJhQ6AUXcNjdlH2q5yB6SQ6keVSXn4cT5twNQwJkC3ENoklw0nqvg8DQqCucO3pRieh OhfGYC9qqmcpVhMVsNoKOtkoqZiQuEPQ2dPIcpGk7YJ/YE2JIUbgmwgR+r3M9FCwSlIW pXwA== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=j0GltGFr; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=cgc9l7v4Q4sLDtYoNDEKmQnyT+D2Y3ydnThwca3+etY=; b=kRhIJcgbYt1gakGjxOjgrvNF8s5mlg6Asqvz8t76i7Gb78dzFteoqdvhGwfLOuHumo QqInTRqN9MXD1wkzxL5pogX0mQu5vpepumeDW84f2jgx2bml6/IR74lgjaTsaFns8/6P IXE3HT6KaN3epo6x+7j9LzF+wmd7wn1xqosCk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=cgc9l7v4Q4sLDtYoNDEKmQnyT+D2Y3ydnThwca3+etY=; b=un+hmikUEansx7WZ4fnGeYdZejF71GwWKmiJSzSWhkF8HGD8ZQo3viK3wGFMbDVsoY 6VDeGhLRIHUehqMRdIWzs93vXex5kSrzKH6nmMhcecRDV4a8SJjuohBMczp3/py2pcZY NJMtsf8dgxf9QDPQb6wnsti6hYgKlwCO/1UXilKZb5+VmZrcP7n5VYF6ZRYL363BCItg hos1VTvMEom20b7FGixek44s8PTJB82FYUTCGXzgpRTN0WL9BgOXEBbGM8yXwePyBsKT 17b+GuUCLiyOnDpbcdV5VFc85NidEq0BN8oA3oPwZ1ohXclwJEQvS728Owctkhf8Je7S PzMA== X-Gm-Message-State: AOAM533f5nUbIdohDk0VZt0RGcTFcMC11vdmtjVZlRrwcSOi2xvfo5hL gevb89dWNCIBg6fQ80gPMzjpTB/n X-Google-Smtp-Source: ABdhPJyoOvlf4n+d5pYGQhGi/9XG0r85IxbJLvFqg7GQ8xXSMmCZ/jhvxwRh7r9uZZ94KrlMM9+rSQ== X-Received: by 2002:a17:90a:1f08:: with SMTP id u8mr4978263pja.154.1595587911777; Fri, 24 Jul 2020 03:51:51 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a65:684d:: with SMTP id q13ls2365982pgt.2.gmail; Fri, 24 Jul 2020 03:51:51 -0700 (PDT) X-Received: by 2002:a63:3fc2:: with SMTP id m185mr8338902pga.426.1595587911222; Fri, 24 Jul 2020 03:51:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1595587911; cv=none; d=google.com; s=arc-20160816; b=iONS91/7ZityqxDOHEtiC2F70NBnEHP1g7cka4JHeu1EZ7pzN4c4Qlrl6X7L0FLy4a k9pbt0R+SEKO6MpHx6Rh6dKjInGU/3x91LgoRsWqmVGeA/lvwhmjc8vUb9HUPFs0ajju Sc8C9OfYVv8cKkjhWSqbAQ0FUwqvB2kloBSUgNoZVp5AAhm50TRv1zJ0rJ3SWr+KbnJ+ DiE/FzWMNa0zKWdK5CIn3/EOmuWMDr6x5tpzYjZQPfI2cNmICRowCzsopquPZQYjtnAs /G1sDv+oSPFilghe2yvAJMbInp/7gzsT6btrLro7QhMenqJ9OQEaHwj1j/6sr6eEdiXV mAhA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=siQ1urvmwBrpgz9akN8/3gluG4zLb8Dkp15PY9PMUSg=; b=gTjI2HlQzeLEVeRWJs3lhksd2aOX3exjlZVaix2x377FyELixxw/SZxJneoXkk+PpX DTFBEPQCJ1kADlEWapxqyhWspTT6RT2HN1qTJnUbH6+LbHZcAND13hHCXhFEm24CB6yt RYJpANW3JeYpfikCSymk0FJW1zeCk5qheLhAFt+JnMw8CcDaxtoZ/G3i9jzBIGPLxPhE GmrsNj6L608g7Zi0tZx8kwCTSjGTcbD4/OQbV+80CAcRIz6lgc0ylvbbeyfriamzME+P e4IjIQgg3Oc17lomHqDwKJ7P4iBYD7PWTdknq/0kanGUP6/v678CrjXNz6evR0TgjQvB WINQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=j0GltGFr; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f65.google.com (mail-sor-f65.google.com. [209.85.220.65]) by mx.google.com with SMTPS id ay1sor6863888plb.4.2020.07.24.03.51.51 for (Google Transport Security); Fri, 24 Jul 2020 03:51:51 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) client-ip=209.85.220.65; X-Received: by 2002:a17:902:8c86:: with SMTP id t6mr7877344plo.41.1595587910848; Fri, 24 Jul 2020 03:51:50 -0700 (PDT) Received: from localhost.localdomain ([2405:201:c809:c7d5:cd2a:efcb:83c4:4e50]) by smtp.gmail.com with ESMTPSA id g22sm5595498pgb.82.2020.07.24.03.51.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 24 Jul 2020 03:51:50 -0700 (PDT) From: Jagan Teki To: Kever Yang , Philipp Tomsich , Simon Glass Cc: Suniel Mahesh , U-Boot-Denx , linux-rockchip@lists.infradead.org, linux-amarula , Jagan Teki Subject: [PATCH 6/7] rockchip: Add Engicam PX30.Core C.TOUCH 2.0 10.1" OF Date: Fri, 24 Jul 2020 16:21:18 +0530 Message-Id: <20200724105119.13123-7-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20200724105119.13123-1-jagan@amarulasolutions.com> References: <20200724105119.13123-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=j0GltGFr; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , PX30.Core is an EDIMM SOM based on Rockchip PX30 from Engicam. C.TOUCH 2.0 10.1" Open Frame is a Carrier board with Capacitive touch 10.1" open frame from Engicam. PX30.Core needs to mount on top of this Carrier board for creating complete PX30.Core C.TOUCH 2.0 10.1" Open Frame. Add support for it. Signed-off-by: Jagan Teki Reviewed-by: Kever Yang --- Note: - Linux ML link: https://lkml.org/lkml/2020/7/23/523 arch/arm/dts/Makefile | 1 + arch/arm/dts/px30-px30-core-ctouch2-of10.dts | 21 ++++ arch/arm/mach-rockchip/px30/Kconfig | 7 ++ board/rockchip/evb_px30/MAINTAINERS | 6 + configs/px30-core-ctouch2-of10-px30_defconfig | 108 ++++++++++++++++++ 5 files changed, 143 insertions(+) create mode 100644 arch/arm/dts/px30-px30-core-ctouch2-of10.dts create mode 100644 configs/px30-core-ctouch2-of10-px30_defconfig diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile index 8198808ba5..270de39823 100644 --- a/arch/arm/dts/Makefile +++ b/arch/arm/dts/Makefile @@ -72,6 +72,7 @@ dtb-$(CONFIG_MACH_S700) += \ dtb-$(CONFIG_ROCKCHIP_PX30) += \ px30-evb.dtb \ px30-firefly.dtb \ + px30-px30-core-ctouch2-of10.dtb \ px30-px30-core-edimm2.2.dtb dtb-$(CONFIG_ROCKCHIP_RK3036) += \ diff --git a/arch/arm/dts/px30-px30-core-ctouch2-of10.dts b/arch/arm/dts/px30-px30-core-ctouch2-of10.dts new file mode 100644 index 0000000000..9c957a21e3 --- /dev/null +++ b/arch/arm/dts/px30-px30-core-ctouch2-of10.dts @@ -0,0 +1,21 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2020 Fuzhou Rockchip Electronics Co., Ltd + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutions(India) + */ + +/dts-v1/; +#include "px30.dtsi" +#include "px30-engicam-ctouch2-of10.dtsi" +#include "px30-px30-core.dtsi" + +/ { + model = "Engicam PX30.Core C.TOUCH 2.0 10.1\" Open Frame"; + compatible = "engicam,px30-core-ctouch2-of10", "engicam,px30-px30-core", + "rockchip,px30"; + + chosen { + stdout-path = "serial2:115200n8"; + }; +}; diff --git a/arch/arm/mach-rockchip/px30/Kconfig b/arch/arm/mach-rockchip/px30/Kconfig index f1fa225251..21e7bbcd7f 100644 --- a/arch/arm/mach-rockchip/px30/Kconfig +++ b/arch/arm/mach-rockchip/px30/Kconfig @@ -14,6 +14,13 @@ config TARGET_EVB_PX30 * PX30.Core needs to mount on top of EDIMM2.2 for creating complete PX30.Core EDIMM2.2 Starter Kit. + PX30.Core CTOUCH2 OF10: + * PX30.Core is an EDIMM SOM based on Rockchip PX30 from Engicam. + * CTOUCH2 OF 10 is a Carrier board with Capacitive touch 10.1" + Open frame from Engicam. + * PX30.Core needs to mount on top of CTOUCH2 OF10 for creating complete + PX30.Core C.TOUCH 2.0 10.1\" Open Frame. + config ROCKCHIP_BOOT_MODE_REG default 0xff010200 diff --git a/board/rockchip/evb_px30/MAINTAINERS b/board/rockchip/evb_px30/MAINTAINERS index 48fba4e046..459626e679 100644 --- a/board/rockchip/evb_px30/MAINTAINERS +++ b/board/rockchip/evb_px30/MAINTAINERS @@ -11,3 +11,9 @@ M: Jagan Teki M: Suniel Mahesh S: Maintained F: configs/px30-core-edimm2.2-px30_defconfig + +PX30-Core-CTOUCH2-OF10 +M: Jagan Teki +M: Suniel Mahesh +S: Maintained +F: configs/px30-core-ctouch2-of10-px30_defconfig diff --git a/configs/px30-core-ctouch2-of10-px30_defconfig b/configs/px30-core-ctouch2-of10-px30_defconfig new file mode 100644 index 0000000000..b87b61f740 --- /dev/null +++ b/configs/px30-core-ctouch2-of10-px30_defconfig @@ -0,0 +1,108 @@ +CONFIG_ARM=y +CONFIG_ARCH_ROCKCHIP=y +CONFIG_SYS_TEXT_BASE=0x00200000 +CONFIG_SPL_LIBCOMMON_SUPPORT=y +CONFIG_SPL_LIBGENERIC_SUPPORT=y +CONFIG_SYS_MALLOC_F_LEN=0x2000 +CONFIG_SPL_TEXT_BASE=0x00000000 +CONFIG_ROCKCHIP_PX30=y +CONFIG_TARGET_EVB_PX30=y +CONFIG_TPL_LIBGENERIC_SUPPORT=y +CONFIG_SPL_DRIVERS_MISC_SUPPORT=y +CONFIG_SPL_STACK_R_ADDR=0x600000 +CONFIG_NR_DRAM_BANKS=1 +CONFIG_DEBUG_UART_BASE=0xFF160000 +CONFIG_DEBUG_UART_CLOCK=24000000 +CONFIG_DEBUG_UART=y +CONFIG_TPL_SYS_MALLOC_F_LEN=0x600 +# CONFIG_ANDROID_BOOT_IMAGE is not set +CONFIG_FIT=y +CONFIG_FIT_VERBOSE=y +CONFIG_SPL_LOAD_FIT=y +# CONFIG_CONSOLE_MUX is not set +CONFIG_DEFAULT_FDT_FILE="rockchip/px30-px30-core-ctouch2-of10.dtb" +CONFIG_MISC_INIT_R=y +# CONFIG_DISPLAY_CPUINFO is not set +CONFIG_DISPLAY_BOARDINFO_LATE=y +CONFIG_SPL_BOOTROM_SUPPORT=y +# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set +CONFIG_SPL_STACK_R=y +# CONFIG_TPL_BANNER_PRINT is not set +CONFIG_SPL_CRC32_SUPPORT=y +CONFIG_SPL_ATF=y +# CONFIG_TPL_FRAMEWORK is not set +# CONFIG_CMD_BOOTD is not set +# CONFIG_CMD_ELF is not set +# CONFIG_CMD_IMI is not set +# CONFIG_CMD_XIMG is not set +# CONFIG_CMD_LZMADEC is not set +# CONFIG_CMD_UNZIP is not set +CONFIG_CMD_GPT=y +# CONFIG_CMD_LOADB is not set +# CONFIG_CMD_LOADS is not set +CONFIG_CMD_MMC=y +CONFIG_CMD_USB=y +CONFIG_CMD_USB_MASS_STORAGE=y +# CONFIG_CMD_ITEST is not set +# CONFIG_CMD_SETEXPR is not set +# CONFIG_CMD_MISC is not set +# CONFIG_SPL_DOS_PARTITION is not set +# CONFIG_ISO_PARTITION is not set +CONFIG_EFI_PARTITION_ENTRIES_NUMBERS=64 +CONFIG_SPL_OF_CONTROL=y +CONFIG_OF_LIVE=y +CONFIG_DEFAULT_DEVICE_TREE="px30-px30-core-ctouch2-of10" +CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents" +CONFIG_ENV_IS_IN_MMC=y +CONFIG_SYS_RELOC_GD_ENV_ADDR=y +CONFIG_REGMAP=y +CONFIG_SPL_REGMAP=y +CONFIG_SYSCON=y +CONFIG_SPL_SYSCON=y +CONFIG_CLK=y +CONFIG_SPL_CLK=y +CONFIG_FASTBOOT_BUF_ADDR=0x800800 +CONFIG_FASTBOOT_BUF_SIZE=0x04000000 +CONFIG_ROCKCHIP_GPIO=y +CONFIG_SYS_I2C_ROCKCHIP=y +CONFIG_MISC=y +CONFIG_ROCKCHIP_OTP=y +CONFIG_MMC_DW=y +CONFIG_MMC_DW_ROCKCHIP=y +CONFIG_PHY_REALTEK=y +CONFIG_DM_ETH=y +CONFIG_ETH_DESIGNWARE=y +CONFIG_GMAC_ROCKCHIP=y +CONFIG_PINCTRL=y +CONFIG_DM_PMIC=y +CONFIG_PMIC_RK8XX=y +CONFIG_REGULATOR_PWM=y +CONFIG_DM_REGULATOR_FIXED=y +CONFIG_REGULATOR_RK8XX=y +CONFIG_PWM_ROCKCHIP=y +CONFIG_RAM=y +CONFIG_SPL_RAM=y +CONFIG_TPL_RAM=y +CONFIG_ROCKCHIP_SDRAM_COMMON=y +CONFIG_DM_RESET=y +CONFIG_DM_RNG=y +CONFIG_RNG_ROCKCHIP=y +# CONFIG_SPECIFY_CONSOLE_INDEX is not set +CONFIG_DEBUG_UART_SHIFT=2 +CONFIG_DEBUG_UART_SKIP_INIT=y +CONFIG_SOUND=y +CONFIG_SYSRESET=y +CONFIG_DM_THERMAL=y +CONFIG_USB=y +CONFIG_USB_EHCI_HCD=y +CONFIG_USB_EHCI_GENERIC=y +CONFIG_USB_GADGET=y +CONFIG_USB_GADGET_DWC2_OTG=y +CONFIG_DM_VIDEO=y +CONFIG_DISPLAY=y +CONFIG_LCD=y +CONFIG_SPL_TINY_MEMSET=y +CONFIG_TPL_TINY_MEMSET=y +CONFIG_LZO=y +CONFIG_ERRNO_STR=y +# CONFIG_EFI_LOADER is not set