From patchwork Wed Dec 2 12:12:35 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1593 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id DCC303F337 for ; Wed, 2 Dec 2020 13:13:24 +0100 (CET) Received: by mail-pj1-f71.google.com with SMTP id bj5sf781414pjb.9 for ; Wed, 02 Dec 2020 04:13:24 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1606911203; cv=pass; d=google.com; s=arc-20160816; b=jRKHW2Qk5XVaGMuHKwsFm2/QhSyK9i8gVlrcQWUEun3y5fh2163FGqTtgGK5wkH9ju btnv7OxMrGyOXFJz5vjrMLrEiT7ykbgUz23oboaRHlAOsF4LnKi9C9G8nglnzC9NDAWq qX+cy/JiaBxRzEhUGFXQcf5IDyrTpfBCjJ4xh0HSpppbPxewFOgb/gXbhI4qNveIjn9b l0KmP3tGpwIrJGw0nFHLXI5Uy40gpQsBNO0rEv1PUh5aNr8hQ2wQxcnVRJcIRBEXgGmK iGo0w4bWRQcZxFrA4lZ2XRpnOrpWV5C4gyGWFCDpi/P9yqKEUGui9kk+hDs1Te5l2RTI 3pMA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=QbqRR5klHIWAqbJSW/cA31Y87D8PA+Vt3BNCpx2GUtA=; b=rpyUeauRZoO+nLW9NRJLLwbXEC+e/uVSc7X3zwiAvrqNTyBGG9L1zIAZxohUMCjGsj DiE08hcR1g21ab5x7drvOKoa25KxGPN0l2HpB8CX30cM9j8sslYLKetmmdMqjUNZA9mG zU+arY3jyBPbLgJYSMiY4vbsM276+z12JYPUkLMsu9UfLQOPS5fBtqVMm1HiG9li/TBF fxinOiYwzPxOEzfPCqXSLJcofCDYGYcbTBbObRiaNNRRWmDukRKJJDSaGKH7ZsNKaYbw f4e3TmGklHWiF+0H9vNhW65RdBptE02Gurom1hwXIH1E/zN5ufqts8e2wMEVVoabZMux XJNQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=VkgUyUOe; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=QbqRR5klHIWAqbJSW/cA31Y87D8PA+Vt3BNCpx2GUtA=; b=W9QsELKucof5r/OnZyF5DL+UFHxLSvoxTHu5H8ZSgmfmpO701QeaO/6fD2ApVtvH48 FbwNvBVsYIdvq36dqXistUTiKy/loftN6OSTeto8ntgDAHVLxG2cL+v8V3oMldjo5257 T/Zh6iX3WlukAe/Ulh2Gzp/OUahQM0iZngZ6E= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=QbqRR5klHIWAqbJSW/cA31Y87D8PA+Vt3BNCpx2GUtA=; b=j9N9+4gWllPkiJ/cJIjWP/dxnbxTr7lu4AsBZpYOsL6rdyqUj0QNmHXsA4DLzIXaJP RoFIQbKkpJb9WJWpAbPHQ+B0B3/qlk7pz6RgNHm6MmNupXUIIuikGNvoWXfOnuRWD6Vm +OphOxz+ZpGuoBGGF/keIKt+wcYyy8kZQxmejUbs2cnarK3S3ZCOAvlmpoVLWH0YFikT dUrRlqnludyNX1tnNnItymH6+/o1XOksz6Wt8agN5daqUeHSRbYAbDRw52QSr2HLxYrL 5rAnmFRZ9Wx2KDkXmfveB8b8bDUb3Le36aZtbdTLxqSLED2AqIzRo0PgD00mkNSc6QYG Crag== X-Gm-Message-State: AOAM5307R9MnxObwehbgtGux5jl+DTWpegm4Pe+HFLma64NJ7RqaYxOY cDc6SF1NzM1jvm58RADW2dVE86N1 X-Google-Smtp-Source: ABdhPJwEzKllD/dUs2QHujcZZXVv6Mr6UkncIM8G3sysF/GZeFjcYZzRbl9sub//eFCNOtMAa0tf0Q== X-Received: by 2002:a17:90a:6ac5:: with SMTP id b5mr667063pjm.210.1606911203166; Wed, 02 Dec 2020 04:13:23 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a65:5909:: with SMTP id f9ls692489pgu.10.gmail; Wed, 02 Dec 2020 04:13:22 -0800 (PST) X-Received: by 2002:a05:6a00:1389:b029:18b:2d21:2f1a with SMTP id t9-20020a056a001389b029018b2d212f1amr2333346pfg.1.1606911202405; Wed, 02 Dec 2020 04:13:22 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1606911202; cv=none; d=google.com; s=arc-20160816; b=sJ5OHmVilmH2g+MItV8oFQsyFoSOqPZTgA9J7itQaaa9fnlLimuY0t7j/wHptLKEBk Jhl2C5TA0eXIYEOI3a80Cd6/U5iYTfq723AM3We2Mim379JFjTS99kPEPSS/X7h8T3cl /iw9i+MPNlf6GW65mdbT4NPZP5kHsIRiiE9FJ4WoGtg9G0ENAQJ28n+6/OElKoRVIypA Evt/4nftvoFeyTEqDYcKyKh28HGeBE7GPa2MH6GShBlL4LbT+qL0gCYIPV5j/WwoEqfQ yO5AjRK2INzH5RFVh8n6ofoV7bJhTvYguHs3kyJRdh9cnw307EyjL584kJr4lmE1zsa2 bmFQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=lOLburI5REi8XxNEfsx+l1Yfjn3Mdw/dSmT+meng16U=; b=YqOaOH6Hn3e3BY3FNEo8YzheNO1XUUIaFZ0liBxUQ8uchMhTAzdUoIKa07nGlF7JVR F6zLnrGIiHJOVwwXNCXNPO79ZBlU+PqyUHvd/I4oVxOu6KQ02Whg3gkvLzdXUkp8btws ofcnxtkXDrElAWctoPUFm5dr4zKSFmJEWVQXrDb3G2XGO6xDFtCuYU7BvD+TOF2bxyhd inHAZJavqSGYtYYg3kLeSMh/ZdiZTJRFf1KtlWvIJlaVsrhTka4Hsus3yslAmNZDmcxR XSyvlZya0Eh9L6AiWhhhWDEW7fNYk8ulAoJnhel24zsvCtIlSQyFJ6EInNsO8zUKu9oz NoHA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=VkgUyUOe; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id w18sor742993pfu.29.2020.12.02.04.13.22 for (Google Transport Security); Wed, 02 Dec 2020 04:13:22 -0800 (PST) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a05:6a00:1389:b029:18b:2d21:2f1a with SMTP id t9-20020a056a001389b029018b2d212f1amr2333328pfg.1.1606911202134; Wed, 02 Dec 2020 04:13:22 -0800 (PST) Received: from localhost.localdomain ([2405:201:c00a:a884:fd53:e9ba:b313:1b1d]) by smtp.gmail.com with ESMTPSA id b37sm1951315pgl.31.2020.12.02.04.13.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 02 Dec 2020 04:13:21 -0800 (PST) From: Jagan Teki To: Rob Herring , Shawn Guo , Li Yang , Fabio Estevam Cc: Matteo Lisi , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, NXP Linux Team , linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH 04/10] arm64: dts: imx8mm: Add Engicam i.Core MX8M Mini SOM Date: Wed, 2 Dec 2020 17:42:35 +0530 Message-Id: <20201202121241.109952-5-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20201202121241.109952-1-jagan@amarulasolutions.com> References: <20201202121241.109952-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=VkgUyUOe; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , i.Core MX8M Mini is an EDIMM SOM based on NXP i.MX8MM from Engicam. General features: - NXP i.MX8MM - Up to 2GB LDDR4 - 8/16GB eMMC - Gigabit Ethernet - USB 2.0 Host/OTG - PCIe Gen2 interface - I2S - MIPI DSI to LVDS - rest of i.MX8MM features i.Core MX8M Mini needs to mount on top of Engicam baseboards for creating complete platform boards. Possible baseboards are, - EDIMM2.2 - C.TOUCH 2.0 Add support for it. Signed-off-by: Matteo Lisi Signed-off-by: Jagan Teki --- .../freescale/imx8mm-engicam-icore-mx8mm.dtsi | 209 ++++++++++++++++++ 1 file changed, 209 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-engicam-icore-mx8mm.dtsi diff --git a/arch/arm64/boot/dts/freescale/imx8mm-engicam-icore-mx8mm.dtsi b/arch/arm64/boot/dts/freescale/imx8mm-engicam-icore-mx8mm.dtsi new file mode 100644 index 000000000000..b87917c40587 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mm-engicam-icore-mx8mm.dtsi @@ -0,0 +1,209 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2018 NXP + * Copyright (c) 2019 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/ { + compatible = "engicam,icore-mx8mm", "fsl,imx8mm"; +}; + +&A53_0 { + cpu-supply = <®_buck4>; +}; + +&i2c1 { + clock-frequency = <400000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c1>; + status = "okay"; + + pf8100@8 { + compatible = "nxp,pf8x00"; + reg = <0x08>; + + regulators { + reg_ldo1: ldo1 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <5000000>; + regulator-min-microvolt = <1500000>; + }; + + reg_ldo2: ldo2 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <5000000>; + regulator-min-microvolt = <1500000>; + }; + + reg_ldo3: ldo3 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <5000000>; + regulator-min-microvolt = <1500000>; + }; + + reg_ldo4: ldo4 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <5000000>; + regulator-min-microvolt = <1500000>; + }; + + reg_buck1: buck1 { + fsl,ilim-ma = <4500>; + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <1800000>; + regulator-min-microvolt = <400000>; + }; + + reg_buck2: buck2 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <1800000>; + regulator-min-microvolt = <400000>; + }; + + reg_buck3: buck3 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <1800000>; + regulator-min-microvolt = <400000>; + }; + + reg_buck4: buck4 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <1800000>; + regulator-min-microvolt = <400000>; + fast-slew = <1>; + }; + + reg_buck5: buck5 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <1800000>; + regulator-min-microvolt = <400000>; + }; + + reg_buck6: buck6 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <1800000>; + regulator-min-microvolt = <400000>; + }; + + reg_buck7: buck7 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <3300000>; + regulator-min-microvolt = <3300000>; + }; + + reg_vsnvs: vsnvs { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <3300000>; + regulator-min-microvolt = <1800000>; + }; + }; + }; +}; + +&iomuxc { + pinctrl_i2c1: i2c1grp { + fsl,pins = < + MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL 0x400001c3 + MX8MM_IOMUXC_I2C1_SDA_I2C1_SDA 0x400001c3 + >; + }; + + pinctrl_uart2: uart2grp { + fsl,pins = < + MX8MM_IOMUXC_UART2_RXD_UART2_DCE_RX 0x140 + MX8MM_IOMUXC_UART2_TXD_UART2_DCE_TX 0x140 + >; + }; + + pinctrl_usdhc1_gpio: usdhc1grpgpio { + fsl,pins = < + MX8MM_IOMUXC_GPIO1_IO06_GPIO1_IO6 0x41 + >; + }; + + pinctrl_usdhc1: usdhc1grp { + fsl,pins = < + MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK 0x190 + MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD 0x1d0 + MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0 0x1d0 + MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1 0x1d0 + MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2 0x1d0 + MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3 0x1d0 + >; + }; + + pinctrl_usdhc3: usdhc3grp { + fsl,pins = < + MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK 0x190 + MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d0 + MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d0 + MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d0 + MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d0 + MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d0 + MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d0 + MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x1d0 + MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x1d0 + MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x1d0 + MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7 0x1d0 + MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x190 + >; + }; + + pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp { + fsl,pins = < + MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK 0x194 + MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d4 + MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d4 + MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d4 + MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d4 + MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d4 + MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x1d4 + MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x1d4 + MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x1d4 + MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7 0x1d4 + MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x194 + >; + }; + + pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp { + fsl,pins = < + MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK 0x196 + MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d6 + MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d6 + MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d6 + MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d6 + MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d6 + MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x1d6 + MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x1d6 + MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x1d6 + MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7 0x1d6 + MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x196 + >; + }; +}; + +/* eMMC */ +&usdhc3 { + assigned-clocks = <&clk IMX8MM_CLK_USDHC3_ROOT>; + assigned-clock-rates = <400000000>; + pinctrl-names = "default", "state_100mhz", "state_200mhz"; + pinctrl-0 = <&pinctrl_usdhc3>; + pinctrl-1 = <&pinctrl_usdhc3_100mhz>; + pinctrl-2 = <&pinctrl_usdhc3_200mhz>; + bus-width = <8>; + non-removable; + status = "okay"; +};