From patchwork Sat Feb 27 08:39:39 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1660 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 5F3F03F0E8 for ; Sat, 27 Feb 2021 09:40:22 +0100 (CET) Received: by mail-pj1-f72.google.com with SMTP id t3sf8395639pjw.1 for ; Sat, 27 Feb 2021 00:40:22 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1614415221; cv=pass; d=google.com; s=arc-20160816; b=MxM4QEPpJWbkIS7W5R/xDAxDGDReYrHrmVki+feCry7MpIkBHcJC0unXJp4t9UXFJ1 DvwGnxIOfZlgZ+J2C2VTEJvbPWvgKcK4iOIeWQop479HsPOiiYerX5O3bCEMUdMV3+XA gSX/rNU8xFeYALkTxQJlgJaisTfQOp/PD8IlnyebZZeqTemqOrnW4kl6xXwVJkgak4np OyvcTb9/wdhL0U/aOpscAQpCbP1ND5KEY0uiuhcGsGoPRYOJpfTxmjZu/3ReZ/zJjQWV AarRbqyq7BovQglDclZpHB3AZ5I4Wayt/W/lDS77+tqn4VVQoZXbDMLLV6cJCW5n1NYg T/6A== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=uyON78FFKMBeQEeTZqwXWJoeuJpLHVwBIsTGMXL4gSI=; b=T7ZKvmoP5SEfQx24jttN3I+UXmNIGzxHPmXspbnPuwJfAa6NbbMCIxANG5oaZWgsxp JKfo/+lvpanjuTm2sLH2oVghVHirc2QBEgmilQcjlcD1arnCnW5JKOsc11IpeXmIE4Ya kaonegdwXfRZyIOhQpwQl72TEjDMaEXhJZesy/umgmWeBvc7nHGAAYAd9Qmx10UNuRZP FD7TIa3uq30/RckyrP+5roK6b1Q3ZcbJhpfrniNe0CIxaMJ8Jt65SuQ6OfDqpTrU6ELd /deYn6fIe2nxJGhGK0/VmjYU/tJME2L1qw7ztTsf2innr81mDbaW1PC3B+pXSnqjCqNu a18w== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=U3s6vYBy; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=uyON78FFKMBeQEeTZqwXWJoeuJpLHVwBIsTGMXL4gSI=; b=ULefpmZu0Cmb/+UVRDLZErTpYsFeAHzE6ksai4STuyARfNiJvgsD2bZ+uz9dbqQri9 xyVFAjr6TBXC/lWF4AOMxIxwKYRYs1AtxVYv0TTjskjonIqYVIdkvP5avmhhqbY71gCo j3ESrTdrfRqzudPX3NLK+SX40llYxaNqU9QyY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=uyON78FFKMBeQEeTZqwXWJoeuJpLHVwBIsTGMXL4gSI=; b=iXkg0wxui6o9kb7PAIrMuywuMkvt4O8DnwykVQ7LBk7A7gaTx+wT+D/KAEaZboKmi2 /vqRWTEPBuRprQau8fhGFJBDRI1ZQi0rb0XYiLS0NvU7zYZukIGva0zM3mZTfiS95jq/ k7gTL3ov/NZvgkVdiWeTtrCskXwWblHkD1mNxeO/Hh3Jlu8W7uvVu74Yo18fU7gYeHa+ jZqc5/EGn7r/6rlAFyzvsn7dBH9gFC1zILlBgHbSmXIuMqOg21G6W2gZ1RGC6rIrMrpX /CFO69ZUnypOfCY56bEYwm4rgOmIxyecFOVfGbCTTA8h2I0Jzpnr6BwMpvJI3H5L+ibQ 3znA== X-Gm-Message-State: AOAM533oBqU8ng2Nk6/whajkIMs1wj3vjmiSudSIw/7M6GDC9bgIs68R z7Qm7BLj1B9lM5Hm7eVgLvkQKS81 X-Google-Smtp-Source: ABdhPJzHPkj89cCU6VqcxuNRp4vX2qkU19SFiIK7uNuizpz8iaQYdECbE9KJzWYmQ0oM6O9BO19/qg== X-Received: by 2002:a17:90b:410d:: with SMTP id io13mr7747915pjb.68.1614415221195; Sat, 27 Feb 2021 00:40:21 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a62:1608:: with SMTP id 8ls1936741pfw.10.gmail; Sat, 27 Feb 2021 00:40:20 -0800 (PST) X-Received: by 2002:aa7:973c:0:b029:1ee:193b:6092 with SMTP id k28-20020aa7973c0000b02901ee193b6092mr6946414pfg.59.1614415220497; Sat, 27 Feb 2021 00:40:20 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614415220; cv=none; d=google.com; s=arc-20160816; b=mlVsbso7A34XWW8grozObu1meJn11BiJ4wzySC4lVAFWvZI4cqGXsC54I9QDTfB2+X T1yktHFHtz+aPx/iRMKdBuAorwNTgNN+VBXIhoRCYfpNqOtANAgw5r+BD7Ssr/nwjxwf z7eF03ICibVqIBlW9tN7/EKuhYvvgnFIkb4oPt2A2M7yWYagZIvl3YJoD+40GCXvIkJv a2L9XGrYWWC2W0UkahbNkFjZ/v53FRqVH3p76aLOETv5My1G9ckGkYf3FI+MEQiOqWJ1 7Ondwt/WPbM10oRaZZIIjz2nGg+ehWWmAFBuboxSR9JwOtAsQ+hBgEnygaiJR8fNVojj RZ+A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=YV6LvT6nPfo3rhuurDujilNGiAfiNXTiJWTq38jaKLY=; b=pRCqHSeJhbvgoITRewsWBjlh+SegoTZhXjAv0ViIfvW9ww95gLw/JbwjRqU8YC6D5Z Hgy/MbZ86PTiwDjt6EYjL5lqBMlOh1oXZWyK9W7EemtRg80+DmVRaZ2QtgLb4+NfVZnF Eg7LFx97PcwThOAyb+5VJ67X8klAwSMMWboeXVABh6mgC8Fb825J+6YThwoBgj67siCB BP4u5IvRM1Jcq8WpY5uJ4DQbn++G+BnCfAbH3MmG5IYzSDjqS/e//dJy7cHhPPKor/fh KFV1I6p3vl5Qz23gi1ntFx2wku/pfj5h82h6B8yOSkmaCF00fvdn8e2DpKfcaXniC1au 2NIw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=U3s6vYBy; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id z11sor3033127pjt.39.2021.02.27.00.40.20 for (Google Transport Security); Sat, 27 Feb 2021 00:40:20 -0800 (PST) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:90b:1015:: with SMTP id gm21mr7237129pjb.101.1614415220261; Sat, 27 Feb 2021 00:40:20 -0800 (PST) Received: from ub-XPS-13-9350.domain.name ([103.161.30.242]) by smtp.gmail.com with ESMTPSA id x6sm9769676pfd.12.2021.02.27.00.40.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 27 Feb 2021 00:40:19 -0800 (PST) From: Jagan Teki To: Stefano Babic , Fabio Estevam , Peng Fan Cc: u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Matteo Lisi , Jagan Teki Subject: [PATCH 5/5] board: imx8mm: Add Engicam i.Core MX8M Mini C.TOUCH 2.0 Date: Sat, 27 Feb 2021 14:09:39 +0530 Message-Id: <20210227083939.81679-6-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210227083939.81679-1-jagan@amarulasolutions.com> References: <20210227083939.81679-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=U3s6vYBy; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Engicam C.TOUCH 2.0 is an EDIMM compliant general purpose Carrier board. Genaral features: - Ethernet 10/100 - Wifi/BT - USB Type A/OTG - Audio Out - CAN - LVDS panel connector i.Core MX8M Mini is an EDIMM SoM based on NXP i.MX8M Mini from Engicam. i.Core MX8M Mini needs to mount on top of this Carrier board for creating complete i.Core MX8M Mini C.TOUCH 2.0 board. Add support for it. Signed-off-by: Jagan Teki --- arch/arm/dts/Makefile | 1 + .../imx8mm-icore-mx8mm-ctouch2-u-boot.dtsi | 31 ++++++ arch/arm/dts/imx8mm-icore-mx8mm-ctouch2.dts | 97 +++++++++++++++++++ arch/arm/mach-imx/imx8m/Kconfig | 5 + board/engicam/imx8mm/MAINTAINERS | 6 ++ configs/imx8mm-icore-mx8mm-ctouch2_defconfig | 84 ++++++++++++++++ 6 files changed, 224 insertions(+) create mode 100644 arch/arm/dts/imx8mm-icore-mx8mm-ctouch2-u-boot.dtsi create mode 100644 arch/arm/dts/imx8mm-icore-mx8mm-ctouch2.dts create mode 100644 configs/imx8mm-icore-mx8mm-ctouch2_defconfig diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile index accf96bfc3..f478f6f18f 100644 --- a/arch/arm/dts/Makefile +++ b/arch/arm/dts/Makefile @@ -782,6 +782,7 @@ dtb-$(CONFIG_ARCH_IMX8) += \ imx8-giedi.dtb dtb-$(CONFIG_ARCH_IMX8M) += \ + imx8mm-icore-mx8mm-ctouch2.dtb \ imx8mm-icore-mx8mm-edimm2.2.dtb \ imx8mm-evk.dtb \ imx8mm-verdin.dtb \ diff --git a/arch/arm/dts/imx8mm-icore-mx8mm-ctouch2-u-boot.dtsi b/arch/arm/dts/imx8mm-icore-mx8mm-ctouch2-u-boot.dtsi new file mode 100644 index 0000000000..8b67bcff7d --- /dev/null +++ b/arch/arm/dts/imx8mm-icore-mx8mm-ctouch2-u-boot.dtsi @@ -0,0 +1,31 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutions(India) + */ + +#include "imx8mm-icore-mx8mm-u-boot.dtsi" + +&gpio1 { + u-boot,dm-spl; +}; + +&pinctrl_uart2 { + u-boot,dm-spl; +}; + +&pinctrl_usdhc1_gpio { + u-boot,dm-spl; +}; + +&pinctrl_usdhc1 { + u-boot,dm-spl; +}; + +&uart2 { + u-boot,dm-spl; +}; + +&usdhc1 { + u-boot,dm-spl; +}; diff --git a/arch/arm/dts/imx8mm-icore-mx8mm-ctouch2.dts b/arch/arm/dts/imx8mm-icore-mx8mm-ctouch2.dts new file mode 100644 index 0000000000..5389d6f2be --- /dev/null +++ b/arch/arm/dts/imx8mm-icore-mx8mm-ctouch2.dts @@ -0,0 +1,97 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2019 NXP + * Copyright (c) 2019 Engicam srl + * Copyright (c) 2020 Amarula Solutions(India) + */ + +/dts-v1/; +#include "imx8mm.dtsi" +#include "imx8mm-icore-mx8mm.dtsi" + +/ { + model = "Engicam i.Core MX8M Mini C.TOUCH 2.0"; + compatible = "engicam,icore-mx8mm-ctouch2", "engicam,icore-mx8mm", + "fsl,imx8mm"; + + chosen { + stdout-path = &uart2; + }; +}; + +&fec1 { + status = "okay"; +}; + +&i2c2 { + clock-frequency = <400000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + status = "okay"; +}; + +&i2c4 { + clock-frequency = <100000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c4>; + status = "okay"; +}; + +&iomuxc { + pinctrl_i2c2: i2c2grp { + fsl,pins = < + MX8MM_IOMUXC_I2C2_SCL_I2C2_SCL 0x400001c3 + MX8MM_IOMUXC_I2C2_SDA_I2C2_SDA 0x400001c3 + >; + }; + + pinctrl_i2c4: i2c4grp { + fsl,pins = < + MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL 0x400001c3 + MX8MM_IOMUXC_I2C4_SDA_I2C4_SDA 0x400001c3 + >; + }; + + pinctrl_uart2: uart2grp { + fsl,pins = < + MX8MM_IOMUXC_UART2_RXD_UART2_DCE_RX 0x140 + MX8MM_IOMUXC_UART2_TXD_UART2_DCE_TX 0x140 + >; + }; + + pinctrl_usdhc1_gpio: usdhc1gpiogrp { + fsl,pins = < + MX8MM_IOMUXC_GPIO1_IO06_GPIO1_IO6 0x41 + >; + }; + + pinctrl_usdhc1: usdhc1grp { + fsl,pins = < + MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK 0x190 + MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD 0x1d0 + MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0 0x1d0 + MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1 0x1d0 + MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2 0x1d0 + MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3 0x1d0 + >; + }; +}; + +&uart2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_uart2>; + status = "okay"; +}; + +/* SD */ +&usdhc1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_usdhc1>, <&pinctrl_usdhc1_gpio>; + cd-gpios = <&gpio1 6 GPIO_ACTIVE_LOW>; + max-frequency = <50000000>; + bus-width = <4>; + no-1-8-v; + pm-ignore-notify; + keep-power-in-suspend; + status = "okay"; +}; diff --git a/arch/arm/mach-imx/imx8m/Kconfig b/arch/arm/mach-imx/imx8m/Kconfig index 3410462907..5801bcf282 100644 --- a/arch/arm/mach-imx/imx8m/Kconfig +++ b/arch/arm/mach-imx/imx8m/Kconfig @@ -56,6 +56,11 @@ config TARGET_IMX8MM_ICORE_MX8MM * i.Core MX8M Mini needs to mount on top of EDIMM2.2 for creating complete i.Core MX8M Mini EDIMM2.2 Starter Kit. + i.Core MX8M Mini C.TOUCH 2.0 + * C.TOUCH 2.0 is a general purpose Carrier board. + * i.Core MX8M Mini needs to mount on top of this Carrier board + for creating complete i.Core MX8M Mini C.TOUCH 2.0 board. + config TARGET_IMX8MN_DDR4_EVK bool "imx8mn DDR4 EVK board" select IMX8MN diff --git a/board/engicam/imx8mm/MAINTAINERS b/board/engicam/imx8mm/MAINTAINERS index 044a9392ac..2e99a5995f 100644 --- a/board/engicam/imx8mm/MAINTAINERS +++ b/board/engicam/imx8mm/MAINTAINERS @@ -1,3 +1,9 @@ +i.Core-MX8M-Mini-CTOUCH2.0 +M: Jagan Teki +M: Matteo Lisi +S: Maintained +F: configs/imx8mm-icore-mx8mm-ctouch2_defconfig + i.Core-MX8M-Mini-EDIMM2.2 M: Jagan Teki M: Matteo Lisi diff --git a/configs/imx8mm-icore-mx8mm-ctouch2_defconfig b/configs/imx8mm-icore-mx8mm-ctouch2_defconfig new file mode 100644 index 0000000000..5bef3d5954 --- /dev/null +++ b/configs/imx8mm-icore-mx8mm-ctouch2_defconfig @@ -0,0 +1,84 @@ +CONFIG_ARM=y +CONFIG_ARCH_IMX8M=y +CONFIG_SYS_TEXT_BASE=0x40200000 +CONFIG_SPL_GPIO_SUPPORT=y +CONFIG_SPL_LIBCOMMON_SUPPORT=y +CONFIG_SPL_LIBGENERIC_SUPPORT=y +CONFIG_SYS_MALLOC_F_LEN=0x10000 +CONFIG_ENV_SIZE=0x1000 +CONFIG_ENV_OFFSET=0x400000 +CONFIG_DM_GPIO=y +CONFIG_SPL_TEXT_BASE=0x7E1000 +CONFIG_TARGET_IMX8MM_ICORE_MX8MM=y +CONFIG_SPL_MMC_SUPPORT=y +CONFIG_SPL_SERIAL_SUPPORT=y +CONFIG_SPL_DRIVERS_MISC_SUPPORT=y +CONFIG_SPL=y +CONFIG_DEFAULT_DEVICE_TREE="imx8mm-icore-mx8mm-ctouch2" +CONFIG_DISTRO_DEFAULTS=y +CONFIG_FIT=y +CONFIG_FIT_EXTERNAL_OFFSET=0x3000 +CONFIG_SPL_LOAD_FIT=y +CONFIG_SPL_FIT_GENERATOR="arch/arm/mach-imx/mkimage_fit_atf.sh" +CONFIG_OF_SYSTEM_SETUP=y +CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=arch/arm/mach-imx/imx8m/imximage-8mm-lpddr4.cfg" +CONFIG_DEFAULT_FDT_FILE="imx8mm-icore-mx8mm-ctouch2.dtb" +CONFIG_SPL_BOARD_INIT=y +CONFIG_SPL_SEPARATE_BSS=y +CONFIG_SPL_POWER_SUPPORT=y +CONFIG_HUSH_PARSER=y +CONFIG_SYS_PROMPT="u-boot=> " +# CONFIG_CMD_EXPORTENV is not set +# CONFIG_CMD_IMPORTENV is not set +# CONFIG_CMD_CRC32 is not set +CONFIG_CMD_CLK=y +CONFIG_CMD_FUSE=y +CONFIG_CMD_GPIO=y +CONFIG_CMD_I2C=y +CONFIG_CMD_MMC=y +CONFIG_CMD_PART=y +CONFIG_CMD_MII=y +CONFIG_CMD_CACHE=y +CONFIG_CMD_REGULATOR=y +CONFIG_CMD_EXT2=y +CONFIG_CMD_EXT4=y +CONFIG_CMD_EXT4_WRITE=y +CONFIG_CMD_FAT=y +# CONFIG_ISO_PARTITION is not set +# CONFIG_EFI_PARTITION is not set +CONFIG_OF_CONTROL=y +CONFIG_SPL_OF_CONTROL=y +CONFIG_ENV_OVERWRITE=y +CONFIG_ENV_IS_IN_MMC=y +CONFIG_SYS_RELOC_GD_ENV_ADDR=y +CONFIG_SYS_MMC_ENV_DEV=2 +CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y +CONFIG_NET_RANDOM_ETHADDR=y +CONFIG_SPL_DM=y +CONFIG_SPL_CLK_COMPOSITE_CCF=y +CONFIG_CLK_COMPOSITE_CCF=y +CONFIG_SPL_CLK_IMX8MM=y +CONFIG_CLK_IMX8MM=y +CONFIG_MXC_GPIO=y +CONFIG_DM_PCA953X=y +CONFIG_DM_I2C=y +CONFIG_SYS_I2C_MXC=y +CONFIG_DM_MMC=y +CONFIG_SUPPORT_EMMC_BOOT=y +CONFIG_FSL_USDHC=y +CONFIG_PINCTRL=y +CONFIG_SPL_PINCTRL=y +CONFIG_PINCTRL_IMX8M=y +CONFIG_DM_REGULATOR=y +CONFIG_SPL_DM_REGULATOR=y +CONFIG_DM_REGULATOR_FIXED=y +CONFIG_DM_REGULATOR_GPIO=y +CONFIG_CONS_INDEX=2 +CONFIG_DM_SERIAL=y +# CONFIG_SPL_DM_SERIAL is not set +CONFIG_MXC_UART=y +CONFIG_SYSRESET=y +CONFIG_SPL_SYSRESET=y +CONFIG_SYSRESET_PSCI=y +CONFIG_DM_THERMAL=y +CONFIG_IMX_TMU=y