From patchwork Sun Feb 28 15:52:19 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1674 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pg1-f198.google.com (mail-pg1-f198.google.com [209.85.215.198]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id D8F763F069 for ; Sun, 28 Feb 2021 16:52:49 +0100 (CET) Received: by mail-pg1-f198.google.com with SMTP id b8sf2860363pgi.4 for ; Sun, 28 Feb 2021 07:52:49 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1614527568; cv=pass; d=google.com; s=arc-20160816; b=rLBlxP/7b0TEFe1QNo+JQkOfXeCa2W4mszuRjvVayMPZjKoa4K4jqcncbf1sHNKN07 Q/grW8CiJ7gstvOSbXcIRB8OarD6Itw865aEi58jvnnQx/7Q0bvF7y6Diz7S24WsDN3U E4FcWYx6jbAOc61YceeiRU0p5VAuu3OU+wPEEuC00ARBvcCQRKaDMVotxJDUg+MMHqo/ EfMqADVnCJS8AWxzasWP1TptwcINJ6nVC6xMvSOs6j42Ci0GCKv2LqLHZVrUbUHk3GsC 6gMYfnDxFb3SM5tZDunu+V3/uY3HMpjpBqF60+3qvvvhUPdBSQLGNHfqEnNFNc+LiLKl 36Sw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=HoNkivB5v7IGOAbhDEqYMB1qDLu4bVbKXlljfVr2S5g=; b=NWNLosOPWRMOXFeITnOBvdYpBF0u4L21EuryazksncD7BTaoJLadYMlgRN5V7iFw9W oCLgNspxMo0ufn5NDsIgJu39MDFzneNIJlDpyWijaxKOVvcbiCbqRBocScXswMnjMn9j OrIe2Q3CYynOsGROKhtrYh3zQO8keG5FCYaxqNqKk1WlQN/AFgIyE1z6VO0hBmKM1v+u 8WSj/ISn23qwaPCkn4zjhZD/hNF06Lzz1MmAxWwbbHXHAUknuzf0pbJP9lsfOtwoWnE8 L5cQB1AQuPlWZd2AvzMWY8MxGj9Pzcd7Sd1yXiOEws6GqnjY5FLpvw6Zx83ChEDGrJQw 8vwQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=U1onbdqO; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=HoNkivB5v7IGOAbhDEqYMB1qDLu4bVbKXlljfVr2S5g=; b=J3lRaMtya2zb6t0WRV3rgXKNgESgq3yvtDApetGBLhnEYz6Sx5OrFDLO7SaauTDvD8 hp/hdFEN241hprl3g5UyHuM77Fra053rItoFa2/c0th3HXnAC5FLmM9ApURyWCw8/huA FVceI5qNHCX5aAkXr9oNoelKjrDVLq6GSf0p8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=HoNkivB5v7IGOAbhDEqYMB1qDLu4bVbKXlljfVr2S5g=; b=JuGyoG8Exs2l02BeePZQfr9SJGtSX0h3l7WjXt8kKwAIWPl0uZClzkAaSoRMgFsOIT v9zTZyuCP1xpDHqh+6/1SQV5vGAJhVG9N7kHqDzFmRAF7Az1wHv70PtQkOoobt+GdN3H pzuMTBl7XUXfF6Yy2kB2gAMWjNTcUisMD3JX2THLEILo+36Q7Lt9c79PYZ5zGfKl61FE mGmlv+NitJ0VOoxFI+x4RXI/R2snwLmtCLX1D9hzZLG8ZwP4m0YnJmOAeSsXslaUGsuQ 5+sLenWI+pokvqlCPWP2o5rfKGUcBwDWOBBkejNYYc4gXp2QO3jIZD0DUajR9NoUjKAH 8PYg== X-Gm-Message-State: AOAM532vyLb8nJxxozY2LexG1pKet+risGCv29iLG63ErOU08ugUZtqi iJElNzqTZWDM5dQ0+RsNUO71zTrn X-Google-Smtp-Source: ABdhPJzoeG83LVaMLr6f5ZPdjimjplm618Qf5Y4ZAUaftTk2Xqgr4haqqAJqLDQw6VEBi1WyDJY6kg== X-Received: by 2002:a63:5b52:: with SMTP id l18mr10499068pgm.304.1614527568686; Sun, 28 Feb 2021 07:52:48 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:902:b70a:: with SMTP id d10ls1838135pls.3.gmail; Sun, 28 Feb 2021 07:52:48 -0800 (PST) X-Received: by 2002:a17:90a:9f96:: with SMTP id o22mr12870853pjp.119.1614527568142; Sun, 28 Feb 2021 07:52:48 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614527568; cv=none; d=google.com; s=arc-20160816; b=mFRdGI6kDVgihDZfzyND3SPxy0IG4BH849em/ebQULwQCy5CAx1/qqT6COB12Dh2QS OkadSZ1m3TELUfeB4RwGBK5k7KltriA7n+JIEBgaC1iVHk9UNNAsC/7zakT/q/Ub9hAq dvbtS8xNjMj9OVOM1ITRobpicw8MWo7jo9qMptVJZnbIt6G/Gap//PQMwxrjO8d4pqkv d1dz+xlyQVvb0rJa1hiJ27xCFbCeRYUV580aarnpzz+afNLbOAkDqgKb8opFlohHt0Lf LyHChyGhKoj87PSzKxjNY9/tJSoNU7IZm+1m15SSiAFwesg2L5r+qneA42woT9uLNEu/ UYCQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=DWqgfqbLVgHqU6apJZOTbbN6y2V5rG2g5kjCKlk1Qak=; b=wbYudtcvYBIXt7RxGxVUA+zd+BKILKZpnDtDD0fyZ7SZE9hBA6IkYIfPLBHqhqq4sH W3/gqxLiFToZE62cEveqHP40YRXmAVmoOW47MFPfzBsXIWNZEISj9n4HgNzvnqH2sFxg NJrdkbaJqeSXtYmxxrt4M4xFxgjTWBrcdIgJGHMYuuTZahvUiKWGeyvn353ctg+1JKNa AsR9IhHUMlF+xWakVN9y4PQHVHyb7JO35/jpcxiZrA1ue0atXkP5Tl6itbG8JwmhbjRx MQ0xFlz0rqC6Wgih9AW00H9DN2Gpa/2jrAjzoZRvILb8jnvSlFJg3gISgaXDjyvvLphc h1ZQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=U1onbdqO; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id q63sor6732616pfc.7.2021.02.28.07.52.48 for (Google Transport Security); Sun, 28 Feb 2021 07:52:48 -0800 (PST) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a62:ea08:0:b029:1ec:a029:c04a with SMTP id t8-20020a62ea080000b02901eca029c04amr11693848pfh.40.1614527567882; Sun, 28 Feb 2021 07:52:47 -0800 (PST) Received: from ub-XPS-13-9350.domain.name ([103.161.30.225]) by smtp.gmail.com with ESMTPSA id o18sm14725779pjq.44.2021.02.28.07.52.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 28 Feb 2021 07:52:47 -0800 (PST) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH 2/9] ARM: dts: stm32: Add Engicam i.Core STM32MP1 1X4Gb DDR3 Date: Sun, 28 Feb 2021 21:22:19 +0530 Message-Id: <20210228155226.77904-3-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210228155226.77904-1-jagan@amarulasolutions.com> References: <20210228155226.77904-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=U1onbdqO; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Engicam i.Core STM32MP1 SODIMM SoM has mounted 1x4Gb DDR3 which has 32bits width 528000Khz frequency. Add DDR configuration via dtsi. Signed-off-by: Jagan Teki Reviewed-by: Patrice Chotard --- .../stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi | 119 ++++++++++++++++++ 1 file changed, 119 insertions(+) create mode 100644 arch/arm/dts/stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi diff --git a/arch/arm/dts/stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi b/arch/arm/dts/stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi new file mode 100644 index 0000000000..1a45c6fc63 --- /dev/null +++ b/arch/arm/dts/stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi @@ -0,0 +1,119 @@ +// SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause +/* + * Copyright (C) 2015-2018, STMicroelectronics - All Rights Reserved + */ + +/* + * File generated by STMicroelectronics STM32CubeMX DDR Tool for MPUs + * DDR type: DDR3 / DDR3L + * DDR width: 32bits + * DDR density: 4Gb + * System frequency: 528000Khz + * Relaxed Timing Mode: false + * Address mapping type: RBC + * + * Save Date: 2019.05.14, save Time: 11:25:16 + */ +#define DDR_MEM_COMPATIBLE ddr3-icore-1066-888-bin-g-1x4gb-528mhz +#define DDR_MEM_NAME "DDR3-DDR3L 32bits 528000Khz" +#define DDR_MEM_SPEED 528000 +#define DDR_MEM_SIZE 0x20000000 + +#define DDR_MSTR 0x00040401 +#define DDR_MRCTRL0 0x00000010 +#define DDR_MRCTRL1 0x00000000 +#define DDR_DERATEEN 0x00000000 +#define DDR_DERATEINT 0x00800000 +#define DDR_PWRCTL 0x00000000 +#define DDR_PWRTMG 0x00400010 +#define DDR_HWLPCTL 0x00000000 +#define DDR_RFSHCTL0 0x00210000 +#define DDR_RFSHCTL3 0x00000000 +#define DDR_RFSHTMG 0x0080008A +#define DDR_CRCPARCTL0 0x00000000 +#define DDR_DRAMTMG0 0x121B2414 +#define DDR_DRAMTMG1 0x000A041B +#define DDR_DRAMTMG2 0x0607080F +#define DDR_DRAMTMG3 0x0050400C +#define DDR_DRAMTMG4 0x07040607 +#define DDR_DRAMTMG5 0x06060403 +#define DDR_DRAMTMG6 0x02020002 +#define DDR_DRAMTMG7 0x00000202 +#define DDR_DRAMTMG8 0x00001005 +#define DDR_DRAMTMG14 0x000000A0 +#define DDR_ZQCTL0 0xC2000040 +#define DDR_DFITMG0 0x02050105 +#define DDR_DFITMG1 0x00000202 +#define DDR_DFILPCFG0 0x07000000 +#define DDR_DFIUPD0 0xC0400003 +#define DDR_DFIUPD1 0x00000000 +#define DDR_DFIUPD2 0x00000000 +#define DDR_DFIPHYMSTR 0x00000000 +#define DDR_ODTCFG 0x06000600 +#define DDR_ODTMAP 0x00000001 +#define DDR_SCHED 0x00000C01 +#define DDR_SCHED1 0x00000000 +#define DDR_PERFHPR1 0x01000001 +#define DDR_PERFLPR1 0x08000200 +#define DDR_PERFWR1 0x08000400 +#define DDR_DBG0 0x00000000 +#define DDR_DBG1 0x00000000 +#define DDR_DBGCMD 0x00000000 +#define DDR_POISONCFG 0x00000000 +#define DDR_PCCFG 0x00000010 +#define DDR_PCFGR_0 0x00010000 +#define DDR_PCFGW_0 0x00000000 +#define DDR_PCFGQOS0_0 0x02100C03 +#define DDR_PCFGQOS1_0 0x00800100 +#define DDR_PCFGWQOS0_0 0x01100C03 +#define DDR_PCFGWQOS1_0 0x01000200 +#define DDR_PCFGR_1 0x00010000 +#define DDR_PCFGW_1 0x00000000 +#define DDR_PCFGQOS0_1 0x02100C03 +#define DDR_PCFGQOS1_1 0x00800040 +#define DDR_PCFGWQOS0_1 0x01100C03 +#define DDR_PCFGWQOS1_1 0x01000200 +#define DDR_ADDRMAP1 0x00080808 +#define DDR_ADDRMAP2 0x00000000 +#define DDR_ADDRMAP3 0x00000000 +#define DDR_ADDRMAP4 0x00001F1F +#define DDR_ADDRMAP5 0x07070707 +#define DDR_ADDRMAP6 0x0F0F0707 +#define DDR_ADDRMAP9 0x00000000 +#define DDR_ADDRMAP10 0x00000000 +#define DDR_ADDRMAP11 0x00000000 +#define DDR_PGCR 0x01442E02 +#define DDR_PTR0 0x0022A41B +#define DDR_PTR1 0x047C0740 +#define DDR_PTR2 0x042D9C80 +#define DDR_ACIOCR 0x10400812 +#define DDR_DXCCR 0x00000C40 +#define DDR_DSGCR 0xF200001F +#define DDR_DCR 0x0000000B +#define DDR_DTPR0 0x36D477D0 +#define DDR_DTPR1 0x098A00D8 +#define DDR_DTPR2 0x10023600 +#define DDR_MR0 0x00000830 +#define DDR_MR1 0x00000000 +#define DDR_MR2 0x00000208 +#define DDR_MR3 0x00000000 +#define DDR_ODTCR 0x00010000 +#define DDR_ZQ0CR1 0x00000038 +#define DDR_DX0GCR 0x0000CE81 +#define DDR_DX0DLLCR 0x40000000 +#define DDR_DX0DQTR 0xFFFFFFFF +#define DDR_DX0DQSTR 0x3DB02000 +#define DDR_DX1GCR 0x0000CE81 +#define DDR_DX1DLLCR 0x40000000 +#define DDR_DX1DQTR 0xFFFFFFFF +#define DDR_DX1DQSTR 0x3DB02000 +#define DDR_DX2GCR 0x0000CE81 +#define DDR_DX2DLLCR 0x40000000 +#define DDR_DX2DQTR 0xFFFFFFFF +#define DDR_DX2DQSTR 0x3DB02000 +#define DDR_DX3GCR 0x0000CE81 +#define DDR_DX3DLLCR 0x40000000 +#define DDR_DX3DQTR 0xFFFFFFFF +#define DDR_DX3DQSTR 0x3DB02000 + +#include "stm32mp15-ddr.dtsi"