From patchwork Sun Feb 28 15:52:22 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1677 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id AB5733F069 for ; Sun, 28 Feb 2021 16:53:00 +0100 (CET) Received: by mail-pl1-f197.google.com with SMTP id z2sf7938171pln.18 for ; Sun, 28 Feb 2021 07:53:00 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1614527579; cv=pass; d=google.com; s=arc-20160816; b=gwZUCCkudM9gN0/QX+6ui00Ee8iIEscndXeE2kLZbWzoLPWJ/6AOwxNly+tpGvZVqU HozvknfWRQYIb73maPXM1wJ3bhumv1ZZfQglu/lUDBZVketcUV6LTTd9nFK89d0Zj3V0 meFhF5pdkGoMt0nFz5Qtix5BommJL7RvK3DqaZSWgcAiIRRvxFUd7meH0G+heZ9NCpWy 1CeltgbMWYQ8wBewrG7N9xeCAoaCXGvF4Pw8G3pw6Bhlsu75VHZq3P1GOizbRkwxqNL2 Jq1oum6tzzQb7G0WKCkKdAP4LyWeK25ZbdS3ZOWuY0mfiMO8GX0K6u4UOne8bCnwC9sF DvGg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=D8CzikfkQLwfXEc2ELcFdEp/VH35jYVU5JHdh+VJXeY=; b=N++0wjYqNTRKV9sGSmqZ4ZZatIN+hJKTUneQ5PW1SZlbMHgbsm82NVPSuUpXn1BlkF GmdjM1cAOXE3ITggbpPAhyVq3J1Z0tuNIfpYaROBahAjOjmB3krQASGCQ+TU883IQgjK GAuOeTsCnbB+T5xEQ5mAF5G5xCfQ6K9QR2yC4G0/fLCsYHUm2WZyk5glMHB61yIUjobh jyQ5rWgpVxYP2IHfnEHjpDA7ASKZriA3NbrdfU5rEsdoZgpdW/qfh+BaF8n/JlsIekuO pLKjlg5lD8aq6x7j09h3IBW4JdgeCJ0QHlMm7gUhrlKVKu1Sti14tYi2+7F+RKKiAV98 U9oA== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=h5gOhNr2; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=D8CzikfkQLwfXEc2ELcFdEp/VH35jYVU5JHdh+VJXeY=; b=m3lVpUUXBphSPdnFNVSxfaxBtSinmL73rZsRTulPBn1BxjnksCwBYUtqwVsdejYNbK in15ZlAc/Lav5yvtyUU5dSOKvzYqdbDCeBexjGP4aPoL8ss2F+a6IEH8T8lx7dZV9X/V Y3yqGFhlomDLoNGnpPaUONDaJ5D4tnL+mOHUg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=D8CzikfkQLwfXEc2ELcFdEp/VH35jYVU5JHdh+VJXeY=; b=TM3DUOMQFtjXRdqVMre3QaLfVbbE3SHONZcFzMPPZYIrG9Iv5/ppqeG0/dMhbcRnUy lHWQDXZA5zysdp31rMDB4ssRVWFJ804/g7GI78w4Wb5Xex/93eKmOJ7qyoQoUvGxevFM b58uDM/zMNWvj+4+D/doGgr4OU256+0Nf68av7RcB1zJtrfKBHJuTukPFArsmkWdc+QU fQlMMSBg9Fq7L1tOk77/+1goQfcl4BUessxYtoXBCqEKceFS1G3NvMThRVWwRlhvayE1 rP53LgWKu8kmhRZT94vYxyZ1Ns0VMqk2/5vmnOkk3/4lJJscCMwukaBNbtnhpaGzYp7i ZOQQ== X-Gm-Message-State: AOAM530u6FGwORjwvOx4jWtII99j51MHoS2/U4oWgKJ+xiSGIs0c6qPl oWbCT8kdTGGnhuZiZcTEO0oj/t8A X-Google-Smtp-Source: ABdhPJw/7Xt+Blm78W1zSVC9MrmJsdahWWFAr+n5wSVpg7JJWEeScHHsxI8V+tiZaBLx6AI+tbpUkA== X-Received: by 2002:a05:6a00:2305:b029:1b4:8368:13fd with SMTP id h5-20020a056a002305b02901b4836813fdmr11406176pfh.0.1614527579498; Sun, 28 Feb 2021 07:52:59 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a63:5918:: with SMTP id n24ls5407902pgb.7.gmail; Sun, 28 Feb 2021 07:52:59 -0800 (PST) X-Received: by 2002:a63:6c86:: with SMTP id h128mr10167424pgc.330.1614527578821; Sun, 28 Feb 2021 07:52:58 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614527578; cv=none; d=google.com; s=arc-20160816; b=MPI8tjCXzKRsgsg+IsKC0PXlYKGS2xqts9zjjVq/I5s5Vhn77pqCHJgXGzaUEH/imM 1y67RmZzOnhAKq0e1uWL4TpMnsADVZaqTj1yMHFeV52D+F5sZ/v2q0xOA6tsgSRcSyMI zON54F3EqRkWY/BRbLY+sITAs1cNt4U8Qw/aJPuU9wIKy6jPQdKWYmY7CIslHg/WATh8 dHbrqfBDFP7vpCEkvG7QiYPejXsvbIvTIipkiSX8RTw39DhpWXtlSlzhbDQZ2SCJmfja PzCA366tvab/Pt9eKqjMna7NjGkEBRZqzr7i/uTVdVeqgDn2lrXfRuSohTP8tpUvmqiv eoSg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=QdNt/hqY6B+yTOIpJCUA85TnFuS9mLG8X5vO31iN89A=; b=HnqbrxwvCIf3TUAG71IhqFvpR76K6k+p/rxa61WRJh1OVReS1IT4DVy5xu8DJVqJ4T O+9X2rRYKiNKgBAQe91uz73WyCq/cxkuHU7+UcHFe2nZlkDjmFebtZErRl9qD/MD30o0 8BqKfyLxjorcbctFbufh/mzz+4BjXKD0B2pO1scYv1GWTWD99UAui5r2V+PGKIFQ+zBp kItNRx8+cWKy5F47tzs6afEmqBPymcCyBSyHrzkQpWarrV/KlgSk3PwI9ZiZP5ltxF+n JJJYmzyeD2NsxCOHFhmG1Ym2tw/uRCv2aDP2Bu55sDbg0ABAqr2qYxRzqcwppikKsZwK pZNg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=h5gOhNr2; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id t10sor8098864plo.26.2021.02.28.07.52.58 for (Google Transport Security); Sun, 28 Feb 2021 07:52:58 -0800 (PST) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:902:aa98:b029:e4:9648:94a7 with SMTP id d24-20020a170902aa98b02900e4964894a7mr4754455plr.11.1614527578569; Sun, 28 Feb 2021 07:52:58 -0800 (PST) Received: from ub-XPS-13-9350.domain.name ([103.161.30.225]) by smtp.gmail.com with ESMTPSA id o18sm14725779pjq.44.2021.02.28.07.52.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 28 Feb 2021 07:52:58 -0800 (PST) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH 5/9] board: stm32: Add Engicam i.Core STM32MP1 C.TOUCH 2.0 Date: Sun, 28 Feb 2021 21:22:22 +0530 Message-Id: <20210228155226.77904-6-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210228155226.77904-1-jagan@amarulasolutions.com> References: <20210228155226.77904-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=h5gOhNr2; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Engicam C.TOUCH 2.0 is an EDIMM compliant general purpose Carrier board. Genaral features: - Ethernet 10/100 - Wifi/BT - USB Type A/OTG - Audio Out - CAN - LVDS panel connector i.Core STM32MP1 is an EDIMM SoM based on STM32MP157A from Engicam. i.Core STM32MP1 needs to mount on top of this Carrier board for creating complete i.Core STM32MP1 C.TOUCH 2.0 board. Add support for it. Signed-off-by: Jagan Teki Reviewed-by: Patrice Chotard --- arch/arm/dts/Makefile | 1 + ...2mp157a-icore-stm32mp1-ctouch2-u-boot.dtsi | 51 ++++++++++++ .../stm32mp157a-icore-stm32mp1-ctouch2.dts | 47 +++++++++++ arch/arm/mach-stm32mp/Kconfig | 5 ++ board/engicam/stm32mp1/MAINTAINERS | 6 ++ ...stm32mp15-icore-stm32mp1-ctouch2_defconfig | 80 +++++++++++++++++++ 6 files changed, 190 insertions(+) create mode 100644 arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2-u-boot.dtsi create mode 100644 arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2.dts create mode 100644 configs/stm32mp15-icore-stm32mp1-ctouch2_defconfig diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile index f4a48c65e8..7e0fae8cf0 100644 --- a/arch/arm/dts/Makefile +++ b/arch/arm/dts/Makefile @@ -979,6 +979,7 @@ dtb-$(CONFIG_ARCH_STI) += stih410-b2260.dtb dtb-$(CONFIG_STM32MP15x) += \ stm32mp157a-dk1.dtb \ stm32mp157a-avenger96.dtb \ + stm32mp157a-icore-stm32mp1-ctouch2.dtb \ stm32mp157a-icore-stm32mp1-edimm2.2.dtb \ stm32mp157c-dk2.dtb \ stm32mp157c-ed1.dtb \ diff --git a/arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2-u-boot.dtsi b/arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2-u-boot.dtsi new file mode 100644 index 0000000000..96fe461235 --- /dev/null +++ b/arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2-u-boot.dtsi @@ -0,0 +1,51 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (C) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Amarula Solutions(India) + * Author: Jagan Teki + */ + +#include "stm32mp157a-icore-stm32mp1-u-boot.dtsi" + +/{ + aliases { + mmc0 = &sdmmc1; + }; + + chosen { + stdout-path = &uart4; + }; +}; + +&sdmmc1 { + u-boot,dm-pre-reloc; +}; + +&sdmmc1_b4_pins_a { + u-boot,dm-pre-reloc; + + pins1 { + u-boot,dm-pre-reloc; + }; + + pins2 { + u-boot,dm-pre-reloc; + }; +}; + +&uart4 { + u-boot,dm-pre-reloc; +}; + +&uart4_pins_a { + u-boot,dm-pre-reloc; + + pins1 { + u-boot,dm-pre-reloc; + }; + + pins2 { + u-boot,dm-pre-reloc; + bias-pull-up; + }; +}; diff --git a/arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2.dts b/arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2.dts new file mode 100644 index 0000000000..d3058a036c --- /dev/null +++ b/arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2.dts @@ -0,0 +1,47 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (c) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/dts-v1/; +#include "stm32mp157.dtsi" +#include "stm32mp157a-icore-stm32mp1.dtsi" +#include "stm32mp15-pinctrl.dtsi" +#include "stm32mp15xxaa-pinctrl.dtsi" +#include + +/ { + model = "Engicam i.Core STM32MP1 C.TOUCH 2.0"; + compatible = "engicam,icore-stm32mp1-ctouch2", + "engicam,icore-stm32mp1", "st,stm32mp157"; + + aliases { + serial0 = &uart4; + }; + + chosen { + stdout-path = "serial0:115200n8"; + }; +}; + +&sdmmc1 { + bus-width = <4>; + disable-wp; + pinctrl-names = "default", "opendrain", "sleep"; + pinctrl-0 = <&sdmmc1_b4_pins_a>; + pinctrl-1 = <&sdmmc1_b4_od_pins_a>; + pinctrl-2 = <&sdmmc1_b4_sleep_pins_a>; + st,neg-edge; + vmmc-supply = <&v3v3>; + status = "okay"; +}; + +&uart4 { + pinctrl-names = "default", "sleep", "idle"; + pinctrl-0 = <&uart4_pins_a>; + pinctrl-1 = <&uart4_sleep_pins_a>; + pinctrl-2 = <&uart4_idle_pins_a>; + status = "okay"; +}; diff --git a/arch/arm/mach-stm32mp/Kconfig b/arch/arm/mach-stm32mp/Kconfig index 5a2123063a..15c832b16b 100644 --- a/arch/arm/mach-stm32mp/Kconfig +++ b/arch/arm/mach-stm32mp/Kconfig @@ -96,6 +96,11 @@ config TARGET_ICORE_STM32MP1 * i.Core STM32MP1 needs to mount on top of EDIMM2.2 for creating complete i.Core STM32MP1 EDIMM2.2 Starter Kit. + i.Core STM32MP1 C.TOUCH 2.0 + * C.TOUCH 2.0 is a general purpose Carrier board. + * i.Core STM32MP1 needs to mount on top of this Carrier board + for creating complete i.Core STM32MP1 C.TOUCH 2.0 board. + config TARGET_DH_STM32MP1_PDK2 bool "DH STM32MP1 PDK2" select STM32MP15x diff --git a/board/engicam/stm32mp1/MAINTAINERS b/board/engicam/stm32mp1/MAINTAINERS index 3230a7a6e8..62c6925c8d 100644 --- a/board/engicam/stm32mp1/MAINTAINERS +++ b/board/engicam/stm32mp1/MAINTAINERS @@ -1,3 +1,9 @@ +i.Core-STM32MP1-CTOUCH2.0 +M: Jagan Teki +M: Matteo Lisi +S: Maintained +F: configs/stm32mp15-icore-stm32mp1-ctouch2_defconfig + i.Core-STM32MP1-EDIMM2.2 M: Jagan Teki M: Matteo Lisi diff --git a/configs/stm32mp15-icore-stm32mp1-ctouch2_defconfig b/configs/stm32mp15-icore-stm32mp1-ctouch2_defconfig new file mode 100644 index 0000000000..cb0b7581b8 --- /dev/null +++ b/configs/stm32mp15-icore-stm32mp1-ctouch2_defconfig @@ -0,0 +1,80 @@ +CONFIG_ARM=y +CONFIG_ARCH_STM32MP=y +CONFIG_SYS_MALLOC_F_LEN=0x3000 +CONFIG_SYS_MEMTEST_START=0xc0000000 +CONFIG_SYS_MEMTEST_END=0xc4000000 +CONFIG_ENV_OFFSET=0x280000 +CONFIG_SPL_TEXT_BASE=0x2FFC2500 +CONFIG_SPL_MMC_SUPPORT=y +CONFIG_SPL=y +CONFIG_TARGET_ICORE_STM32MP1=y +CONFIG_ENV_OFFSET_REDUND=0x2C0000 +# CONFIG_ARMV7_VIRT is not set +CONFIG_DEFAULT_DEVICE_TREE="stm32mp157a-icore-stm32mp1-ctouch2" +CONFIG_DISTRO_DEFAULTS=y +CONFIG_FIT=y +CONFIG_BOOTCOMMAND="run bootcmd_stm32mp" +CONFIG_BOARD_EARLY_INIT_F=y +CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_PARTITION=y +CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION=3 +CONFIG_SPL_ENV_SUPPORT=y +CONFIG_SPL_I2C_SUPPORT=y +CONFIG_SPL_POWER_SUPPORT=y +CONFIG_SYS_PROMPT="STM32MP> " +CONFIG_CMD_ADTIMG=y +CONFIG_CMD_ERASEENV=y +CONFIG_CMD_MEMINFO=y +CONFIG_CMD_MEMTEST=y +CONFIG_CMD_ADC=y +CONFIG_CMD_CLK=y +CONFIG_CMD_FUSE=y +CONFIG_CMD_GPIO=y +CONFIG_CMD_I2C=y +CONFIG_CMD_MMC=y +CONFIG_CMD_REMOTEPROC=y +CONFIG_CMD_CACHE=y +CONFIG_CMD_TIME=y +CONFIG_CMD_TIMER=y +CONFIG_CMD_PMIC=y +CONFIG_CMD_REGULATOR=y +CONFIG_CMD_EXT4_WRITE=y +# CONFIG_SPL_DOS_PARTITION is not set +CONFIG_OF_SPL_REMOVE_PROPS="interrupts interrupt-names interrupts-extended interrupt-controller \\\#interrupt-cells interrupt-parent dmas dma-names assigned-clocks assigned-clock-rates assigned-clock-parents hwlocks" +CONFIG_ENV_IS_NOWHERE=y +CONFIG_ENV_IS_IN_MMC=y +CONFIG_SYS_REDUNDAND_ENVIRONMENT=y +CONFIG_SYS_RELOC_GD_ENV_ADDR=y +# CONFIG_SPL_ENV_IS_NOWHERE is not set +CONFIG_DM_HWSPINLOCK=y +CONFIG_HWSPINLOCK_STM32=y +CONFIG_DM_I2C=y +CONFIG_SYS_I2C_STM32F7=y +CONFIG_LED=y +CONFIG_LED_GPIO=y +CONFIG_DM_MAILBOX=y +CONFIG_STM32_IPCC=y +CONFIG_STM32_FMC2_EBI=y +CONFIG_DM_MMC=y +CONFIG_SUPPORT_EMMC_BOOT=y +CONFIG_STM32_SDMMC2=y +CONFIG_PHY_REALTEK=y +CONFIG_DM_ETH=y +CONFIG_DWC_ETH_QOS=y +CONFIG_PHY=y +CONFIG_PINCONF=y +# CONFIG_SPL_PINCTRL_FULL is not set +CONFIG_PINCTRL_STMFX=y +CONFIG_DM_PMIC=y +# CONFIG_SPL_PMIC_CHILDREN is not set +CONFIG_PMIC_STPMIC1=y +CONFIG_DM_REGULATOR=y +CONFIG_DM_REGULATOR_FIXED=y +CONFIG_DM_REGULATOR_GPIO=y +CONFIG_REMOTEPROC_STM32_COPRO=y +CONFIG_DM_RTC=y +CONFIG_RTC_STM32=y +CONFIG_SERIAL_RX_BUFFER=y +CONFIG_WDT=y +CONFIG_WDT_STM32MP=y +CONFIG_LZO=y +CONFIG_ERRNO_STR=y