From patchwork Sun Feb 28 15:52:24 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1679 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 516B53F069 for ; Sun, 28 Feb 2021 16:53:08 +0100 (CET) Received: by mail-pj1-f72.google.com with SMTP id m1sf6443637pjs.9 for ; Sun, 28 Feb 2021 07:53:08 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1614527587; cv=pass; d=google.com; s=arc-20160816; b=YmKxquAOxpkeIHNJqH8Qjw/9nri7ObESijAr/spgJGr6M9nn5mLGYKd4Pq8+nmZXAo RSOjtvU1TbgetQ1GKx++kStItUxD2IkPl1termUZrgwZiTAUSoYdFdvvXig6MNG1TI1b 9BQrbXBtwemRTjE8RyJZUQ/JUxwzH9GechrCJ5/AT5jWhJzN5E++TtX4Wi4Oa64lNi73 zgvXvkgCPj4kPZnvdalekufBYB3xxF3dfkFeV8MQwvxH64E06fce9dK5ddx/yb1yQNmW w6U1W0ZEdvKjjZqUwOvAtK1ds2OkhiaPwKK33VTWC0PoWZpzchQDX0B9AYel/QiOTpHj ijEA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=/1fZ6NWQ5rs0ctE+FdkoxQXt0KePFc00PSqqn/z50zs=; b=OR4jYHGGKzsZkbC/H2thFWDeHpEPY2QoSbVcXeEyRZ9HBhbGmdUNib238k/Nu0jxm8 y1duGMw2izc+oaFYZ/Fi8r5WPCDOulKOy5zcEU1AnMZr+evL/FqO+CemGO75WxBsTYSH Nv4ANqqeGURrLtsWC0goOsgvIa3dP4Msd/PDUicIce2896TZ/iBKVwfV/Dtlx5/AVoEI WS55GWVC2gb4VYPyRgAtyGCtWMfGhZYaiB0NamUHa9wmT9MRMjWZ8kcFmIfxsE0CAAAv q6Ib0iDmdciT4U8JY/MmSAM4mg4b9Z4pHlbgO44HKiebL+yna6LTb4xfePcvW6fwpfc7 Vufg== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=KK+bP9RD; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=/1fZ6NWQ5rs0ctE+FdkoxQXt0KePFc00PSqqn/z50zs=; b=FbKiKL+Nc+iUxY78DYWqONCExXpYQEGW1fMj44y0ouRZ+AtyD80Zo/sAoYJax9JAhW YhuRygkn8/FbfunYL+s68VV/QoZqXR4VO/Y5sMNy96vW7naX5feDW9HBuU+Sie1Cj3qm Gymh0EMufNUSibcFColjgxEDkZcDs6I9hN9sk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=/1fZ6NWQ5rs0ctE+FdkoxQXt0KePFc00PSqqn/z50zs=; b=t15frY5oK1GS6FWgVSvB/luT5osmIFEPtXrcaI3LuEq4T7vP3S17Nn4dlmAK/N1AEd 5syBWmBYit9jwT90UAe4rl93a/feFBtWmD0QAiEe/d7AF58xi8ZTNPAavH0/kTxOeMF0 xbc89c9PfWlCgoVZOoFv3lSnGu21Wq1C8jdJ54fyLYL7QqI5GBF+Pt9xjuLXvRwrM86g wslfB52DGkKsaAIJIqFfb3n1+Alzcil599GckWCm1b3ZKdIPNocgxtkOCF0Uifh2lrSZ J9CdxrbsMaEdekoAdUYF0paJbdw9eoKPmAXuiRjSc147+y8wpJh19JNG1p+ebwZ3qdmF JvWg== X-Gm-Message-State: AOAM530U/Yxk+MJITsSUkgabQ+95VSXUVo4q+6noTAR604vG3AzZir7/ nIt25gFHiwZR/BMFyT6I6SDFfml8 X-Google-Smtp-Source: ABdhPJzYOU52Sia/eVwtch5RYvTDEn0UMmMjBk61P8LHAu2wB2irlAtqYAJfzinsh6Hpd3KYvpsd6w== X-Received: by 2002:a05:6a00:1a44:b029:1d6:4170:ee0b with SMTP id h4-20020a056a001a44b02901d64170ee0bmr11265936pfv.57.1614527587158; Sun, 28 Feb 2021 07:53:07 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:90a:bd8b:: with SMTP id z11ls2255487pjr.1.gmail; Sun, 28 Feb 2021 07:53:06 -0800 (PST) X-Received: by 2002:a17:90a:f2d2:: with SMTP id gt18mr5091231pjb.210.1614527586417; Sun, 28 Feb 2021 07:53:06 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614527586; cv=none; d=google.com; s=arc-20160816; b=w4h6+lK3Ee/Pdds80Y3cSoVRknfrRSMj9KT5HF7DOTCGYbLkKG5w76lcolm0h5MddE YyGtIsr4t9AGNWXd/Dxyb2p6TaC2ldaCbYzgt+T/M+D0emCBiS6wqJnHU+p/Av9VrLqJ 7SJSIhwZLXpH4V6FpBFFVarGBJmQ4jXTSOykvtQjcc3sCcNl/PDtFlGDuPWPz7ldHMF4 Y/5PaJZfHMjFm9mTOqVDnKlohaHCVOj+T3I2JG1NK18dr85g8KRQnPJjVO50KT6q2ON/ wBWxXG9AqD8ob+yF6O3WLSd7x2GlN3G36bUzFKCsbbImwiX6XiwYpeoSYiH0dlrXDASG igog== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=QcnEDw0SZLEj4Oi1pVq3Vt3q4so3W7XeOS7JjntIKX0=; b=zeSyeA7LLp3SAMEPcy1xdSbvluMpaxT94INwtBzobazUFbxJ3HGRIkHPxLp1XI9ARQ CO55NgexkrGh3nZmNuph7FB00cIoOqOpKuqL3xHsOqKJYzXOIlZArK0RLWTDYJJRla7q +R8G7G7/xVfoFq8Ipp4BEXF1m5U7VyMsJSd1MwH+v/grx8++4uT4rPiF411jiny6R7m3 IgYi2KxumLELcr+TO0CaNRr76qHVxFZEq/831COaxjiFOkREJww8QqN93VVT2d1XlmJ+ eP3tfjFQ3cvretkTWIjY9G0m4iFvldPeG86TIog5IeSXnhyI/UIQivx6vxPKTrRIRxGl JNwQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=KK+bP9RD; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id w6sor6582815pgr.78.2021.02.28.07.53.06 for (Google Transport Security); Sun, 28 Feb 2021 07:53:06 -0800 (PST) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a63:cd08:: with SMTP id i8mr10283485pgg.49.1614527586003; Sun, 28 Feb 2021 07:53:06 -0800 (PST) Received: from ub-XPS-13-9350.domain.name ([103.161.30.225]) by smtp.gmail.com with ESMTPSA id o18sm14725779pjq.44.2021.02.28.07.53.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 28 Feb 2021 07:53:05 -0800 (PST) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH 7/9] ARM: dts: stm32: Add Engicam MicroGEA STM32MP1 1X4Gb DDR3 Date: Sun, 28 Feb 2021 21:22:24 +0530 Message-Id: <20210228155226.77904-8-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210228155226.77904-1-jagan@amarulasolutions.com> References: <20210228155226.77904-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=KK+bP9RD; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Engicam MicroGEA STM32MP1 Micro SOM has mounted 1x4Gb DDR3 which has 16bits width 533Mhz frequency. Add DDR configurations via dtsi. Signed-off-by: Jagan Teki Reviewed-by: Patrice Chotard --- ...m32mp15-ddr3-microgea-1x4Gb-1066-binG.dtsi | 121 ++++++++++++++++++ 1 file changed, 121 insertions(+) create mode 100644 arch/arm/dts/stm32mp15-ddr3-microgea-1x4Gb-1066-binG.dtsi diff --git a/arch/arm/dts/stm32mp15-ddr3-microgea-1x4Gb-1066-binG.dtsi b/arch/arm/dts/stm32mp15-ddr3-microgea-1x4Gb-1066-binG.dtsi new file mode 100644 index 0000000000..950f292abb --- /dev/null +++ b/arch/arm/dts/stm32mp15-ddr3-microgea-1x4Gb-1066-binG.dtsi @@ -0,0 +1,121 @@ +// SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause +/* + * Copyright (C) 2018, STMicroelectronics - All Rights Reserved + * + * STM32MP157C DK1/DK2 BOARD configuration + * 1x DDR3L 4Gb, 16-bit, 533MHz. + * Reference used NT5CC256M16DP-DI from NANYA + * + * DDR type / Platform DDR3/3L + * freq 533MHz + * width 16 + * datasheet 0 = MT41J256M16-187 / DDR3-1066 bin G + * DDR density 4 + * timing mode optimized + * Scheduling/QoS options : type = 2 + * address mapping : RBC + * Tc > + 85C : N + */ +#define DDR_MEM_COMPATIBLE ddr3-microgea-1066-888-bin-g-1x4gb-533mhz +#define DDR_MEM_NAME "DDR3-1066/888 bin G 1x4Gb 533MHz v1.45" +#define DDR_MEM_SPEED 533000 +#define DDR_MEM_SIZE 0x20000000 + +#define DDR_MSTR 0x00041401 +#define DDR_MRCTRL0 0x00000010 +#define DDR_MRCTRL1 0x00000000 +#define DDR_DERATEEN 0x00000000 +#define DDR_DERATEINT 0x00800000 +#define DDR_PWRCTL 0x00000000 +#define DDR_PWRTMG 0x00400010 +#define DDR_HWLPCTL 0x00000000 +#define DDR_RFSHCTL0 0x00210000 +#define DDR_RFSHCTL3 0x00000000 +#define DDR_RFSHTMG 0x0081008B +#define DDR_CRCPARCTL0 0x00000000 +#define DDR_DRAMTMG0 0x121B2414 +#define DDR_DRAMTMG1 0x000A041C +#define DDR_DRAMTMG2 0x0608090F +#define DDR_DRAMTMG3 0x0050400C +#define DDR_DRAMTMG4 0x08040608 +#define DDR_DRAMTMG5 0x06060403 +#define DDR_DRAMTMG6 0x02020002 +#define DDR_DRAMTMG7 0x00000202 +#define DDR_DRAMTMG8 0x00001005 +#define DDR_DRAMTMG14 0x000000A0 +#define DDR_ZQCTL0 0xC2000040 +#define DDR_DFITMG0 0x02060105 +#define DDR_DFITMG1 0x00000202 +#define DDR_DFILPCFG0 0x07000000 +#define DDR_DFIUPD0 0xC0400003 +#define DDR_DFIUPD1 0x00000000 +#define DDR_DFIUPD2 0x00000000 +#define DDR_DFIPHYMSTR 0x00000000 +#define DDR_ADDRMAP1 0x00070707 +#define DDR_ADDRMAP2 0x00000000 +#define DDR_ADDRMAP3 0x1F000000 +#define DDR_ADDRMAP4 0x00001F1F +#define DDR_ADDRMAP5 0x06060606 +#define DDR_ADDRMAP6 0x0F060606 +#define DDR_ADDRMAP9 0x00000000 +#define DDR_ADDRMAP10 0x00000000 +#define DDR_ADDRMAP11 0x00000000 +#define DDR_ODTCFG 0x06000600 +#define DDR_ODTMAP 0x00000001 +#define DDR_SCHED 0x00000C01 +#define DDR_SCHED1 0x00000000 +#define DDR_PERFHPR1 0x01000001 +#define DDR_PERFLPR1 0x08000200 +#define DDR_PERFWR1 0x08000400 +#define DDR_DBG0 0x00000000 +#define DDR_DBG1 0x00000000 +#define DDR_DBGCMD 0x00000000 +#define DDR_POISONCFG 0x00000000 +#define DDR_PCCFG 0x00000010 +#define DDR_PCFGR_0 0x00010000 +#define DDR_PCFGW_0 0x00000000 +#define DDR_PCFGQOS0_0 0x02100C03 +#define DDR_PCFGQOS1_0 0x00800100 +#define DDR_PCFGWQOS0_0 0x01100C03 +#define DDR_PCFGWQOS1_0 0x01000200 +#define DDR_PCFGR_1 0x00010000 +#define DDR_PCFGW_1 0x00000000 +#define DDR_PCFGQOS0_1 0x02100C03 +#define DDR_PCFGQOS1_1 0x00800040 +#define DDR_PCFGWQOS0_1 0x01100C03 +#define DDR_PCFGWQOS1_1 0x01000200 +#define DDR_PGCR 0x01442E02 +#define DDR_PTR0 0x0022AA5B +#define DDR_PTR1 0x04841104 +#define DDR_PTR2 0x042DA068 +#define DDR_ACIOCR 0x10400812 +#define DDR_DXCCR 0x00000C40 +#define DDR_DSGCR 0xF200011F +#define DDR_DCR 0x0000000B +#define DDR_DTPR0 0x38D488D0 +#define DDR_DTPR1 0x098B00D8 +#define DDR_DTPR2 0x10023600 +#define DDR_MR0 0x00000840 +#define DDR_MR1 0x00000000 +#define DDR_MR2 0x00000208 +#define DDR_MR3 0x00000000 +#define DDR_ODTCR 0x00010000 +#define DDR_ZQ0CR1 0x00000038 +#define DDR_DX0GCR 0x0000CE81 +#define DDR_DX0DLLCR 0x40000000 +#define DDR_DX0DQTR 0xFFFFFFFF +#define DDR_DX0DQSTR 0x3DB02000 +#define DDR_DX1GCR 0x0000CE81 +#define DDR_DX1DLLCR 0x40000000 +#define DDR_DX1DQTR 0xFFFFFFFF +#define DDR_DX1DQSTR 0x3DB02000 +#define DDR_DX2GCR 0x0000CE80 +#define DDR_DX2DLLCR 0x40000000 +#define DDR_DX2DQTR 0xFFFFFFFF +#define DDR_DX2DQSTR 0x3DB02000 +#define DDR_DX3GCR 0x0000CE80 +#define DDR_DX3DLLCR 0x40000000 +#define DDR_DX3DQTR 0xFFFFFFFF +#define DDR_DX3DQSTR 0x3DB02000 + +#include "stm32mp15-ddr.dtsi"