From patchwork Mon Mar 15 17:32:49 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1687 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 1D2173F137 for ; Mon, 15 Mar 2021 18:33:35 +0100 (CET) Received: by mail-pl1-f199.google.com with SMTP id b9sf8563272plh.9 for ; Mon, 15 Mar 2021 10:33:35 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1615829614; cv=pass; d=google.com; s=arc-20160816; b=O7Fuz8v0ySEe1KL7+5YSPCyst7qpU/HT2072jBsgzZHxcT2ttXtGzVVfgb6+fiuzcM FcTXr9zxBo77yrqSugFuXIr3tGQC0aHlfAKKXQNt2TrrCQ5Z6hT9spUFi7mMk8cyOFjA hGEwKYJi3Ilu34Ni7GF23xTRXDR3ciq2VfXc2nxSn2aDD6oaE6cMQ+oNmqZwznMtfr3T 01QosX5qJh9x/JHAS6kaO1jwhCMzDf1yCqQ/MZzrl6ip72AqTiGRi0qrgDRRwNCTD9KG WrgY6Pfzlr/2aALwsgA2lIloAjsCqpQmwh8lq2w1XWCF2DuyalsoQlqEK4BDHw2QP9sk Gn2g== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=phv4uFnb/fFrDiDb4F+nzRnId6yIuy9Ea/5/Zq307n4=; b=1C2e1JqVPemSn9b0/Fyve5uJcGcSV1jQA3QY6rrkylwOoBEIz/ImHbY4FlNvtV+p/b k3RfdMWtIE+W5dUgq4ZAwTFyN2yHHX9v6vhzt7mhy1kFQiA4Z32etIiT5sCUDHCCZgeh OBNC/Pr4A9K452hI/875L8nFuOix2tyLfstiOqLedbUFaAsFu3JMUb5L+T3upkHXZQWR DqBWOeBpBTy1kEV1Mzt/dQDVWukm/e5neSAAH6T7/pP9oImT8cYL62e5ED3TDR3opwJZ 148ab76I4o7zM3g6OBsfbFwB9NOiAVUl3c7D4qdVXb3pNYI29aJlSPw7QqIhgasEJcD2 ICYg== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=DX2WvvCJ; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=phv4uFnb/fFrDiDb4F+nzRnId6yIuy9Ea/5/Zq307n4=; b=I3v/6GgfW1axRO0UsMQ4DB6xWKbhGdzVboXkYN6ZHdYx8jDjxaL7DJOxHmxkxRwYrm 7JSdLt8lbLZzVk67yqIvpqHU9EPkuEq7JHMpyGJPkf84zoGERhgajV4+kbj3JVyMmSNZ 1ICgTWFdd/ZZ7Y2yV5RV05KP/QtBZ5yfym6qM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=phv4uFnb/fFrDiDb4F+nzRnId6yIuy9Ea/5/Zq307n4=; b=Prio28WAdbJkQqqLwWqDFuJZY5/ciqIn5yvVIln8S6Bztyxs/ljPkJRv0+5Wf5uuqz bf9iYzD08DJIDoMuY5M/6LYHhLEhMo0ENDjcF923KU3NYzwKie0OcDvQDwKdJw6ekfkw UyomsB8sB/7DbzEUd/xNW1n25qFLUSM4fCPs1DmQonhUtTSHW5eXuYj4LQfhoQV0pmzE 7afNdLULTHkXDdVufze03zAeXSEB+l9//DQiHMaNX9re2eGbq2xaLPxiBIae/ObLZBO2 DcXgsf0BWY7b9czM7Dnc5AJtYErpsbeFLdSxFCOy7AxteUBRr4LedQTztkvqmx17nHd/ 6rAg== X-Gm-Message-State: AOAM531dowCUqJ2DV/QjU2vXV83FdzNSt+Xz1pOmlKftCDcGaRIX7dvM hHMgV583klVy6d9TQBzYR+FD7l31 X-Google-Smtp-Source: ABdhPJz+i5WzbEIcjgUyNotfS0i9I8dLpoFO9esNVhgg/pWRhJuv+qYKm35fL+7JsvmIfMYN6litIQ== X-Received: by 2002:a17:90b:307:: with SMTP id ay7mr188076pjb.110.1615829613951; Mon, 15 Mar 2021 10:33:33 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:903:4115:: with SMTP id r21ls9110062pld.1.gmail; Mon, 15 Mar 2021 10:33:33 -0700 (PDT) X-Received: by 2002:a17:90a:f02:: with SMTP id 2mr130750pjy.209.1615829613305; Mon, 15 Mar 2021 10:33:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1615829613; cv=none; d=google.com; s=arc-20160816; b=MpWsfBhP5w/JMMXSvgZ+bm+eAnk/tpdPFpVNPA8p2ioVgxco4BsYepH5rzGvKPyQoS XkupRzbtRhnahhGr4qZNPvOoR93qKzSNRIOw/387zkmnv/wyh4t3w03xG+Vs/1iec+gQ Q+o4EItQ/tEk5ijSj481raWKBabPTSZMZtjlzGMdZRDySASuAFVGLUhIKKbo7A9fDb5a tJeGNymFApDL+WdN4TK/FrSV5Yy/rljkDlwXlqSpN27duHP9/j2srlqp/0R/7MsoRDBM DqhIKEvSI5B4KC0mMUHROj0iAsoVcNkgAD1pICllP94aVEtGImVMgvOHOy3O0EUGYqcM TRmw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=m/sU0yk23l75aeWuNTd3XNhna5aQhJ27XP/44L9oWpw=; b=lk7NkDGnh+aLyy5Q0mzNyGf86mEpqJTKwOqYjxsR0NTLA5xn1m/OIDBhtnQ1uFCbbj ba1VK6A/ZznJkH/xj2+oIE1CcG1m46PKTk/HAAMot6Vk7VWdxtM181ZCRa2rKLie7aeS /M+TaMF6pyRErupmx96R8zZCaUKZRDi9GDp1Fxflq0ixQgthT28btx9FogEA09oDEnyA Yq8X3I80VJw1Cv4oDQEbTaUi7hHTjDNkRhVDekd+cbQVGfA6bnyaRQJviucF90oH2xN4 /ykf/ft3j65hwZ8LIRipq2GDZ4oGD18gx50sfINXy8S+cW8imtNzTNVJmT5ryzemNRLA ah0A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=DX2WvvCJ; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id 66sor6417851pff.67.2021.03.15.10.33.33 for (Google Transport Security); Mon, 15 Mar 2021 10:33:33 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a63:5b49:: with SMTP id l9mr179691pgm.279.1615829613019; Mon, 15 Mar 2021 10:33:33 -0700 (PDT) Received: from localhost.localdomain ([2405:201:c00a:a884:6f76:4267:118b:2085]) by smtp.gmail.com with ESMTPSA id y17sm227500pju.50.2021.03.15.10.33.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 15 Mar 2021 10:33:32 -0700 (PDT) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH v2 2/9] ARM: dts: stm32: Add Engicam i.Core STM32MP1 1X4Gb DDR3 Date: Mon, 15 Mar 2021 23:02:49 +0530 Message-Id: <20210315173256.103731-3-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210315173256.103731-1-jagan@amarulasolutions.com> References: <20210315173256.103731-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=DX2WvvCJ; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Engicam i.Core STM32MP1 SODIMM SoM has mounted 1x4Gb DDR3 which has 32bits width 528000Khz frequency. Add DDR configuration via dtsi. Reviewed-by: Patrice Chotard Signed-off-by: Jagan Teki Reviewed-by: Patrick Delaunay --- Changes for v2: - collect Patrice r-b .../stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi | 119 ++++++++++++++++++ 1 file changed, 119 insertions(+) create mode 100644 arch/arm/dts/stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi diff --git a/arch/arm/dts/stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi b/arch/arm/dts/stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi new file mode 100644 index 0000000000..1a45c6fc63 --- /dev/null +++ b/arch/arm/dts/stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi @@ -0,0 +1,119 @@ +// SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause +/* + * Copyright (C) 2015-2018, STMicroelectronics - All Rights Reserved + */ + +/* + * File generated by STMicroelectronics STM32CubeMX DDR Tool for MPUs + * DDR type: DDR3 / DDR3L + * DDR width: 32bits + * DDR density: 4Gb + * System frequency: 528000Khz + * Relaxed Timing Mode: false + * Address mapping type: RBC + * + * Save Date: 2019.05.14, save Time: 11:25:16 + */ +#define DDR_MEM_COMPATIBLE ddr3-icore-1066-888-bin-g-1x4gb-528mhz +#define DDR_MEM_NAME "DDR3-DDR3L 32bits 528000Khz" +#define DDR_MEM_SPEED 528000 +#define DDR_MEM_SIZE 0x20000000 + +#define DDR_MSTR 0x00040401 +#define DDR_MRCTRL0 0x00000010 +#define DDR_MRCTRL1 0x00000000 +#define DDR_DERATEEN 0x00000000 +#define DDR_DERATEINT 0x00800000 +#define DDR_PWRCTL 0x00000000 +#define DDR_PWRTMG 0x00400010 +#define DDR_HWLPCTL 0x00000000 +#define DDR_RFSHCTL0 0x00210000 +#define DDR_RFSHCTL3 0x00000000 +#define DDR_RFSHTMG 0x0080008A +#define DDR_CRCPARCTL0 0x00000000 +#define DDR_DRAMTMG0 0x121B2414 +#define DDR_DRAMTMG1 0x000A041B +#define DDR_DRAMTMG2 0x0607080F +#define DDR_DRAMTMG3 0x0050400C +#define DDR_DRAMTMG4 0x07040607 +#define DDR_DRAMTMG5 0x06060403 +#define DDR_DRAMTMG6 0x02020002 +#define DDR_DRAMTMG7 0x00000202 +#define DDR_DRAMTMG8 0x00001005 +#define DDR_DRAMTMG14 0x000000A0 +#define DDR_ZQCTL0 0xC2000040 +#define DDR_DFITMG0 0x02050105 +#define DDR_DFITMG1 0x00000202 +#define DDR_DFILPCFG0 0x07000000 +#define DDR_DFIUPD0 0xC0400003 +#define DDR_DFIUPD1 0x00000000 +#define DDR_DFIUPD2 0x00000000 +#define DDR_DFIPHYMSTR 0x00000000 +#define DDR_ODTCFG 0x06000600 +#define DDR_ODTMAP 0x00000001 +#define DDR_SCHED 0x00000C01 +#define DDR_SCHED1 0x00000000 +#define DDR_PERFHPR1 0x01000001 +#define DDR_PERFLPR1 0x08000200 +#define DDR_PERFWR1 0x08000400 +#define DDR_DBG0 0x00000000 +#define DDR_DBG1 0x00000000 +#define DDR_DBGCMD 0x00000000 +#define DDR_POISONCFG 0x00000000 +#define DDR_PCCFG 0x00000010 +#define DDR_PCFGR_0 0x00010000 +#define DDR_PCFGW_0 0x00000000 +#define DDR_PCFGQOS0_0 0x02100C03 +#define DDR_PCFGQOS1_0 0x00800100 +#define DDR_PCFGWQOS0_0 0x01100C03 +#define DDR_PCFGWQOS1_0 0x01000200 +#define DDR_PCFGR_1 0x00010000 +#define DDR_PCFGW_1 0x00000000 +#define DDR_PCFGQOS0_1 0x02100C03 +#define DDR_PCFGQOS1_1 0x00800040 +#define DDR_PCFGWQOS0_1 0x01100C03 +#define DDR_PCFGWQOS1_1 0x01000200 +#define DDR_ADDRMAP1 0x00080808 +#define DDR_ADDRMAP2 0x00000000 +#define DDR_ADDRMAP3 0x00000000 +#define DDR_ADDRMAP4 0x00001F1F +#define DDR_ADDRMAP5 0x07070707 +#define DDR_ADDRMAP6 0x0F0F0707 +#define DDR_ADDRMAP9 0x00000000 +#define DDR_ADDRMAP10 0x00000000 +#define DDR_ADDRMAP11 0x00000000 +#define DDR_PGCR 0x01442E02 +#define DDR_PTR0 0x0022A41B +#define DDR_PTR1 0x047C0740 +#define DDR_PTR2 0x042D9C80 +#define DDR_ACIOCR 0x10400812 +#define DDR_DXCCR 0x00000C40 +#define DDR_DSGCR 0xF200001F +#define DDR_DCR 0x0000000B +#define DDR_DTPR0 0x36D477D0 +#define DDR_DTPR1 0x098A00D8 +#define DDR_DTPR2 0x10023600 +#define DDR_MR0 0x00000830 +#define DDR_MR1 0x00000000 +#define DDR_MR2 0x00000208 +#define DDR_MR3 0x00000000 +#define DDR_ODTCR 0x00010000 +#define DDR_ZQ0CR1 0x00000038 +#define DDR_DX0GCR 0x0000CE81 +#define DDR_DX0DLLCR 0x40000000 +#define DDR_DX0DQTR 0xFFFFFFFF +#define DDR_DX0DQSTR 0x3DB02000 +#define DDR_DX1GCR 0x0000CE81 +#define DDR_DX1DLLCR 0x40000000 +#define DDR_DX1DQTR 0xFFFFFFFF +#define DDR_DX1DQSTR 0x3DB02000 +#define DDR_DX2GCR 0x0000CE81 +#define DDR_DX2DLLCR 0x40000000 +#define DDR_DX2DQTR 0xFFFFFFFF +#define DDR_DX2DQSTR 0x3DB02000 +#define DDR_DX3GCR 0x0000CE81 +#define DDR_DX3DLLCR 0x40000000 +#define DDR_DX3DQTR 0xFFFFFFFF +#define DDR_DX3DQSTR 0x3DB02000 + +#include "stm32mp15-ddr.dtsi"