From patchwork Mon Mar 15 17:32:54 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1692 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pf1-f200.google.com (mail-pf1-f200.google.com [209.85.210.200]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id C53DF3F137 for ; Mon, 15 Mar 2021 18:33:52 +0100 (CET) Received: by mail-pf1-f200.google.com with SMTP id x197sf18704533pfc.18 for ; Mon, 15 Mar 2021 10:33:52 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1615829631; cv=pass; d=google.com; s=arc-20160816; b=Lz12W13t2dMu+CSyrvqzRPOOCy22Hb1s1yAMfCxzW2MwPMrPKqrB/idm/IzlSvQ3Bs C1oss3K272NuTD1n37x38JuOQ7G62rxYmW7a/ChtC5fBvCb0IRrY4P6q4aowAhlbtKeK JkoPhpGjhCpm+o4k8xR1TvvA9QIXyobuQgZv28J+6aIljBMuacy1tW8edsI34hE2fWv5 v0edkwjfVWXLJt4AZHEGhre4q9O6eeT5BjXjmfWcOzm38CBUUVvLcy/X+LfDV9lBXzil QszEot4bR+zcX6GDd+0jEnyqn5Gr6J0XQoyBL1TCb8GZFwL1IRWwBZEcc2Kf8qfOJMpm Bagw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=H5HBnlAv34kCjEmEGmqwYb8pL/w/4f6TAnJQjXgCs14=; b=LhkFwXFM1aN+sAWCY0XEF0Ly7xkHRu+m/THn8g4CbQhvQUq6kdfdMnT9mcRQNKGOgG dgSyCiCL8Z++GkM78w2VPDfhm9cXdBfkqQA9RTwS8cyena+E8/S6w1dRWDa0U6N2X+Q1 JvoNU8MOv6oLk8WMNI7tf89CPCAoOGvcdqBejGQY8yhEu/jXO7FTosEuuvLKMn9QoZnG +2gfutEUS2Fr1omgKrI+ftYMwO89rYiu/ZyeMXDstsaBJqiRNi7KsnuhoPqUlAJIVFNp E+74veVIhfbCNuWlYIgXd9WmDkXfYZdKxv13HkxVeITnHPg5/P/QQ6+93Z3B3zb3+TKL qjoQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Lmt073UU; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=H5HBnlAv34kCjEmEGmqwYb8pL/w/4f6TAnJQjXgCs14=; b=Kkt+VXfkzD4CHwEuADxoOSKQKWtP2hKDGLL6o+pe46NAzrqy3pi8jLv6RdDck6slD1 JAI4g6ObnauhIgY3cHcu87R5SkHiNvcumKgwFewx7iB2Nak1uGteGBvKwTm8NFOpjBxK SdhXirlmDYCkVzkbHKexjcexCO61/CPl3ETTg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=H5HBnlAv34kCjEmEGmqwYb8pL/w/4f6TAnJQjXgCs14=; b=syOIOOSzweQv+03RUPAnEnXsMsJc2f5yCbu7X+Sc0W2kfa6ADe/S9TvTL2jqK9OfkV qzBWCRjiq6ddlZ0dS2AZglmkgaz4wyRekuovi3WKUsOMxQI1CnLrsPb33vcZHiAI0wzY 9rej47CeB3WBKcIjIFnpojkHhUDB5xqqGs4pm125yGdTqA5KhaMtNSJNj10ma9dgprEq 61BvKQDXPqZUzYWWrn3rh6/DYxahxXWYJbzVcakObn4PoOztc3YzUFSuaeF0D2f0UFbS TX2ZdW4ROgSf+xDVe+mhODbAj73DMmnr9YhFBLR97CPCYM7qqA8qdAQMAkwmVfq+jSpi PpPg== X-Gm-Message-State: AOAM532zSLvY8NA1go9MOvj7odNv/+jqi8WueluLDk+KU/pZGQDZjg6E XFDTTpmHPmdfJ9DiiwTs2BsZPpi2 X-Google-Smtp-Source: ABdhPJxGuEf9dxQftIiIPwSFqWOm5Fu6BLQJSI3IJdzmS2Uc2a/KBnoDqpr4gp/F1LoWKxhptmOZpQ== X-Received: by 2002:a63:2d45:: with SMTP id t66mr164363pgt.449.1615829631590; Mon, 15 Mar 2021 10:33:51 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:902:c40a:: with SMTP id k10ls9109652plk.2.gmail; Mon, 15 Mar 2021 10:33:51 -0700 (PDT) X-Received: by 2002:a17:90a:bf07:: with SMTP id c7mr182741pjs.15.1615829630900; Mon, 15 Mar 2021 10:33:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1615829630; cv=none; d=google.com; s=arc-20160816; b=p3K7xtQxsESd5JKIAzSIQ2AC3EHo2/gNJBvuT64tj5xlI5X+jorBm+8JFC6ptbFNcm h8mk3VTG+sDwW52lNbA2pbEewejUWNXh4pcQVGbwqimGoOgj8nylv+iD4jCWmr/20ps1 PHdOxBBAVHQeHi/7DlQJ2JhVMfEHO3xaiP8QKPpZtxkaxxR7v6+M75hFN7ifrGxLURkm xOjzFWfCKjbfBZojM0svSXIcI5lAItIWVjvEnnWj28m5Ne82sqQIRS2mRSPURreCDI6w etCRUJjc/cG81e7HABhtWTc+6dKUhrgaXKiaPrqhTPm6zQjAM7AtsNN5hCCeBT+Z+n0u 1IUw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=2alwYsCLSbgRJTMQhSbuA7l9cHny3FadA8wHfPLCS94=; b=pHt2MFoEe29YWSO7N8O6lDn4U/LOTksFbg3NVbtZ5IO2bdCx4ARhGFI8i/SGfTW2mi QEZ9Ms6kd1xgjCLbX8rTF5H2eEsz3wrWXZVoW5AiZ8E2d28i8kLy3HEfitiMNsOZnzoA o3N+8nR4dDXjaExnlTQgXBWlQFdcb3NzJ3fc+I35+Mu1lAdQYDkUJzj2rAbWozoEGKRY q0CStqcMkRnhVNFEO4cPfMIxbca09YO8YreJzV4q7lByO5qMiIreMIQPgoCv7h311i5n TwuobqIdyYaqh0Kvq1d848CdWWYvPZaSyKp5/j00cDsrcRF2yAP3XTn4lg+9pcPvHFhw NQ6Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Lmt073UU; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id v21sor6343549pfc.2.2021.03.15.10.33.50 for (Google Transport Security); Mon, 15 Mar 2021 10:33:50 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:aa7:9081:0:b029:1f9:26c9:1609 with SMTP id i1-20020aa790810000b02901f926c91609mr25292260pfa.54.1615829630626; Mon, 15 Mar 2021 10:33:50 -0700 (PDT) Received: from localhost.localdomain ([2405:201:c00a:a884:6f76:4267:118b:2085]) by smtp.gmail.com with ESMTPSA id y17sm227500pju.50.2021.03.15.10.33.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 15 Mar 2021 10:33:50 -0700 (PDT) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH v2 7/9] ARM: dts: stm32: Add Engicam MicroGEA STM32MP1 1X4Gb DDR3 Date: Mon, 15 Mar 2021 23:02:54 +0530 Message-Id: <20210315173256.103731-8-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210315173256.103731-1-jagan@amarulasolutions.com> References: <20210315173256.103731-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Lmt073UU; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Engicam MicroGEA STM32MP1 Micro SOM has mounted 1x4Gb DDR3 which has 16bits width 533Mhz frequency. Add DDR configurations via dtsi. Reviewed-by: Patrice Chotard Signed-off-by: Jagan Teki --- Changes for v2: - collect Patrice r-b ...m32mp15-ddr3-microgea-1x4Gb-1066-binG.dtsi | 121 ++++++++++++++++++ 1 file changed, 121 insertions(+) create mode 100644 arch/arm/dts/stm32mp15-ddr3-microgea-1x4Gb-1066-binG.dtsi diff --git a/arch/arm/dts/stm32mp15-ddr3-microgea-1x4Gb-1066-binG.dtsi b/arch/arm/dts/stm32mp15-ddr3-microgea-1x4Gb-1066-binG.dtsi new file mode 100644 index 0000000000..950f292abb --- /dev/null +++ b/arch/arm/dts/stm32mp15-ddr3-microgea-1x4Gb-1066-binG.dtsi @@ -0,0 +1,121 @@ +// SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause +/* + * Copyright (C) 2018, STMicroelectronics - All Rights Reserved + * + * STM32MP157C DK1/DK2 BOARD configuration + * 1x DDR3L 4Gb, 16-bit, 533MHz. + * Reference used NT5CC256M16DP-DI from NANYA + * + * DDR type / Platform DDR3/3L + * freq 533MHz + * width 16 + * datasheet 0 = MT41J256M16-187 / DDR3-1066 bin G + * DDR density 4 + * timing mode optimized + * Scheduling/QoS options : type = 2 + * address mapping : RBC + * Tc > + 85C : N + */ +#define DDR_MEM_COMPATIBLE ddr3-microgea-1066-888-bin-g-1x4gb-533mhz +#define DDR_MEM_NAME "DDR3-1066/888 bin G 1x4Gb 533MHz v1.45" +#define DDR_MEM_SPEED 533000 +#define DDR_MEM_SIZE 0x20000000 + +#define DDR_MSTR 0x00041401 +#define DDR_MRCTRL0 0x00000010 +#define DDR_MRCTRL1 0x00000000 +#define DDR_DERATEEN 0x00000000 +#define DDR_DERATEINT 0x00800000 +#define DDR_PWRCTL 0x00000000 +#define DDR_PWRTMG 0x00400010 +#define DDR_HWLPCTL 0x00000000 +#define DDR_RFSHCTL0 0x00210000 +#define DDR_RFSHCTL3 0x00000000 +#define DDR_RFSHTMG 0x0081008B +#define DDR_CRCPARCTL0 0x00000000 +#define DDR_DRAMTMG0 0x121B2414 +#define DDR_DRAMTMG1 0x000A041C +#define DDR_DRAMTMG2 0x0608090F +#define DDR_DRAMTMG3 0x0050400C +#define DDR_DRAMTMG4 0x08040608 +#define DDR_DRAMTMG5 0x06060403 +#define DDR_DRAMTMG6 0x02020002 +#define DDR_DRAMTMG7 0x00000202 +#define DDR_DRAMTMG8 0x00001005 +#define DDR_DRAMTMG14 0x000000A0 +#define DDR_ZQCTL0 0xC2000040 +#define DDR_DFITMG0 0x02060105 +#define DDR_DFITMG1 0x00000202 +#define DDR_DFILPCFG0 0x07000000 +#define DDR_DFIUPD0 0xC0400003 +#define DDR_DFIUPD1 0x00000000 +#define DDR_DFIUPD2 0x00000000 +#define DDR_DFIPHYMSTR 0x00000000 +#define DDR_ADDRMAP1 0x00070707 +#define DDR_ADDRMAP2 0x00000000 +#define DDR_ADDRMAP3 0x1F000000 +#define DDR_ADDRMAP4 0x00001F1F +#define DDR_ADDRMAP5 0x06060606 +#define DDR_ADDRMAP6 0x0F060606 +#define DDR_ADDRMAP9 0x00000000 +#define DDR_ADDRMAP10 0x00000000 +#define DDR_ADDRMAP11 0x00000000 +#define DDR_ODTCFG 0x06000600 +#define DDR_ODTMAP 0x00000001 +#define DDR_SCHED 0x00000C01 +#define DDR_SCHED1 0x00000000 +#define DDR_PERFHPR1 0x01000001 +#define DDR_PERFLPR1 0x08000200 +#define DDR_PERFWR1 0x08000400 +#define DDR_DBG0 0x00000000 +#define DDR_DBG1 0x00000000 +#define DDR_DBGCMD 0x00000000 +#define DDR_POISONCFG 0x00000000 +#define DDR_PCCFG 0x00000010 +#define DDR_PCFGR_0 0x00010000 +#define DDR_PCFGW_0 0x00000000 +#define DDR_PCFGQOS0_0 0x02100C03 +#define DDR_PCFGQOS1_0 0x00800100 +#define DDR_PCFGWQOS0_0 0x01100C03 +#define DDR_PCFGWQOS1_0 0x01000200 +#define DDR_PCFGR_1 0x00010000 +#define DDR_PCFGW_1 0x00000000 +#define DDR_PCFGQOS0_1 0x02100C03 +#define DDR_PCFGQOS1_1 0x00800040 +#define DDR_PCFGWQOS0_1 0x01100C03 +#define DDR_PCFGWQOS1_1 0x01000200 +#define DDR_PGCR 0x01442E02 +#define DDR_PTR0 0x0022AA5B +#define DDR_PTR1 0x04841104 +#define DDR_PTR2 0x042DA068 +#define DDR_ACIOCR 0x10400812 +#define DDR_DXCCR 0x00000C40 +#define DDR_DSGCR 0xF200011F +#define DDR_DCR 0x0000000B +#define DDR_DTPR0 0x38D488D0 +#define DDR_DTPR1 0x098B00D8 +#define DDR_DTPR2 0x10023600 +#define DDR_MR0 0x00000840 +#define DDR_MR1 0x00000000 +#define DDR_MR2 0x00000208 +#define DDR_MR3 0x00000000 +#define DDR_ODTCR 0x00010000 +#define DDR_ZQ0CR1 0x00000038 +#define DDR_DX0GCR 0x0000CE81 +#define DDR_DX0DLLCR 0x40000000 +#define DDR_DX0DQTR 0xFFFFFFFF +#define DDR_DX0DQSTR 0x3DB02000 +#define DDR_DX1GCR 0x0000CE81 +#define DDR_DX1DLLCR 0x40000000 +#define DDR_DX1DQTR 0xFFFFFFFF +#define DDR_DX1DQSTR 0x3DB02000 +#define DDR_DX2GCR 0x0000CE80 +#define DDR_DX2DLLCR 0x40000000 +#define DDR_DX2DQTR 0xFFFFFFFF +#define DDR_DX2DQSTR 0x3DB02000 +#define DDR_DX3GCR 0x0000CE80 +#define DDR_DX3DLLCR 0x40000000 +#define DDR_DX3DQTR 0xFFFFFFFF +#define DDR_DX3DQSTR 0x3DB02000 + +#include "stm32mp15-ddr.dtsi"