From patchwork Tue Mar 16 16:22:01 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1703 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 3385B3F067 for ; Tue, 16 Mar 2021 17:22:31 +0100 (CET) Received: by mail-pl1-f197.google.com with SMTP id a8sf12913445plp.21 for ; Tue, 16 Mar 2021 09:22:31 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1615911750; cv=pass; d=google.com; s=arc-20160816; b=GEzTNMDvganPG6vBf/6ohlBQIwzcgYKTOgH5NbM5xcJjSna9Qsiey2hcV0bp4xbgc1 JBixC4lbwiL7zo7i8BrYSs58QJx+50RJQVOTfa47i9XPt5sdLWnp10NnadT/hW4OaPI9 xdppkF5aw05l+8B5pYgvWBDTqXjRQaa6+g/Z4bmep/ox9rux2ioFrldC43ISdMi4IqV4 OHIud+AcR/uTZbSPT1BZdTun7UhvmZdB+yzXB2r1hjK4P87sHzGsPcX5seuowoWjV0WD v8eBsgqXJtCxu+k2QBfH93VVo3INz06K17J4/58/bd43QwjUhJl+xTQFCFKR0PYvdwrU pD7Q== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=skH9eVg4MgOkmROn18VC73GK95rZJZh3PDMjZUKtYak=; b=foAZ3YmsdT7Bj8K5hkKfavgTPqhswMrGJVnNOpSkIXFRoWV7yWWJvcZVzscVeCImaF 5mst8UNm0BnbAudRT1zxzclOODl7OUojQXa76lHSgpdbSXWZINmuhSddk5C/d3c9YUF0 Of57vvZvYp+blVUz6VrPS8ikdSzAk5es+j2JHEfarg5jyuYa8GmKHTDYskj+LFEynkP6 9EFImIPLBWvYT+20g9TkcWimMO/mmzQ6kpipc2vHSrUrkwubhuy63oGeCCx46koWcXL6 rLhzk7hg7dotql9w8d5yDRmw8oIL7Xq8qKCLyvXr8KXK3WOmESlF9Zqbd9JfpkCS7WFs HIsQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=inyYcV++; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=skH9eVg4MgOkmROn18VC73GK95rZJZh3PDMjZUKtYak=; b=nf0KTfpvTvLGCG/++fiomMJPQnNeUOKvI5JabsWCdbPWP1W2NLiXcAt/0e75/iyjYs KnuHLxVS8JVpfvu2MFO0s8e8a4F5gyTtQucFoVK+yg1gfCMjnZosAuy+w4vlpEFVPNwo c1vO+6WkI/ux1Lu3JbvdFkAPSO3Th+yQ0TxGQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=skH9eVg4MgOkmROn18VC73GK95rZJZh3PDMjZUKtYak=; b=josH2xCmhzgQ/I8NO1OL5xByyNry9X8glZr0Jd9v+fu3AwTJcStIDJO5O72AtrP6cp MlS6C8ZHfU3xh1wawdf/sySFlCS7Oq1OvNsCet9ccr8+6PWL7jRVoC/XoWrZ9T4kNz0p C3bsJjrrp+Jf1xxE4M82CIRUzjXyD47NRBgSaNl7XK6HXXnp5YYJTLW8ongPEumY+qSS 7ZblzGogFAOBKS3xK6fKRG+ET4y/LJtTowqQteEQCRVnuGkUPyS1Daq77aAIXWpt+zXu VxBC4Np2owbC6sz6KQjYhkQXAEQYgnEPqgYUsFuTNeYyRiLjoIDUjHcmQrhDGYjW3/sB obCg== X-Gm-Message-State: AOAM532diUPsnJXDnTG2ci1SULjVAC0qHx1YwI/lGGWboqplqYQwVlHF N20pJidixcVEsr6mroNWRMS8Tr6K X-Google-Smtp-Source: ABdhPJz3QUGk6Qk8nOT6Yn2/94tzSQ0yUqpxMJ5ktgJIR4ehXyiRr5+K4h6AgAGXsG3TcAUNR5q7AA== X-Received: by 2002:a17:902:fe07:b029:e6:6cba:d95a with SMTP id g7-20020a170902fe07b02900e66cbad95amr330689plj.70.1615911750033; Tue, 16 Mar 2021 09:22:30 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:902:da86:: with SMTP id j6ls10724061plx.8.gmail; Tue, 16 Mar 2021 09:22:29 -0700 (PDT) X-Received: by 2002:a17:902:ec91:b029:e6:90aa:24de with SMTP id x17-20020a170902ec91b02900e690aa24demr96519plg.63.1615911749304; Tue, 16 Mar 2021 09:22:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1615911749; cv=none; d=google.com; s=arc-20160816; b=nvDvr7Pccq0mCG/SJvH9yhyBl5zIKWc1j1fafEkBOLtZnJ9LuYHZgXtz/kBEpd4+sF Zz2c5OYYHwgyOU8GEviRx4AxQCjl/ppZyrzDkVuWHEPJAAejiqLl7b/NfrzAL8Mrp4pc Tc/1W+cfClrFuO4TuprC7B9bS0F9aJ3DQHvLGNANiIVEYrJjCEIEs4b0a7bumyru90I0 YxiOegGBvMu6H/kbNiDpUkxlZlJMPOVuDrHZmeIWO0pjKelP1SH+OFu0hf0TP31/p2Mv i/xPkz3ctRSf1PtbDM4EHeDRxYi8dy01mC2z841847oP44P6rmNeh2D/dgPgQMzkbdjY i9Qg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=dsco01rvfQRqwoKzd9g8v/23OS6+FuvEv15EYQMWyfE=; b=AP0YYe4H9LDqRPdPnZrM1+W10953XKzzqm6zm8blCOkyFqthb2W7SBr/n1aXtT8hq9 l44SNIum5POT8hekNl1x/5MVwvfNLpr3JQzV3zZOSh14NyIHSwmEgDVf/6g7KIdDPkXf 9Vpd4rV5bEri3KzeNiFkAhuyvUnPsZUg9CiFyRoFdQEnHK0c3uM4uFPd57l+AGI63aJ2 BEW/YwaRfO6MKdWDNrzaYV2aO83yqy9HQOq7ZSvPATdLUkXhKSz1XQrqtLT9jfUxMzjf rhM+vJprE0kUoBM7HXCZxY4g7Um5PofsoVcKEcbQ9XI17fkOA7E61AbVgwCy1w/oZplh v2Wg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=inyYcV++; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id e7sor10047723plt.15.2021.03.16.09.22.29 for (Google Transport Security); Tue, 16 Mar 2021 09:22:29 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:902:b497:b029:e6:a938:586f with SMTP id y23-20020a170902b497b02900e6a938586fmr212745plr.70.1615911749053; Tue, 16 Mar 2021 09:22:29 -0700 (PDT) Received: from localhost.localdomain ([2405:201:c00a:a884:9de:273e:6ee1:9865]) by smtp.gmail.com with ESMTPSA id k27sm17678240pfg.95.2021.03.16.09.22.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 16 Mar 2021 09:22:28 -0700 (PDT) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH v3 2/8] ARM: dts: stm32: Add Engicam i.Core STM32MP1 1X4Gb DDR3 Date: Tue, 16 Mar 2021 21:52:01 +0530 Message-Id: <20210316162207.35641-3-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210316162207.35641-1-jagan@amarulasolutions.com> References: <20210316162207.35641-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=inyYcV++; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Engicam i.Core STM32MP1 SODIMM SoM has mounted 1x4Gb DDR3 which has 32bits width 528000Khz frequency. Add DDR configuration via dtsi. Reviewed-by: Patrick Delaunay Reviewed-by: Patrice Chotard Signed-off-by: Jagan Teki --- Changes for v3: - fixed cosmetic s/Khz/kHz - collect Patrice r-b Changes for v2: - collect Patrice r-b .../stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi | 119 ++++++++++++++++++ 1 file changed, 119 insertions(+) create mode 100644 arch/arm/dts/stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi diff --git a/arch/arm/dts/stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi b/arch/arm/dts/stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi new file mode 100644 index 0000000000..24c81269b0 --- /dev/null +++ b/arch/arm/dts/stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi @@ -0,0 +1,119 @@ +// SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause +/* + * Copyright (C) 2015-2018, STMicroelectronics - All Rights Reserved + */ + +/* + * File generated by STMicroelectronics STM32CubeMX DDR Tool for MPUs + * DDR type: DDR3 / DDR3L + * DDR width: 32bits + * DDR density: 4Gb + * System frequency: 528000Khz + * Relaxed Timing Mode: false + * Address mapping type: RBC + * + * Save Date: 2019.05.14, save Time: 11:25:16 + */ +#define DDR_MEM_COMPATIBLE ddr3-icore-1066-888-bin-g-1x4gb-528mhz +#define DDR_MEM_NAME "DDR3-DDR3L 32bits 528000kHz" +#define DDR_MEM_SPEED 528000 +#define DDR_MEM_SIZE 0x20000000 + +#define DDR_MSTR 0x00040401 +#define DDR_MRCTRL0 0x00000010 +#define DDR_MRCTRL1 0x00000000 +#define DDR_DERATEEN 0x00000000 +#define DDR_DERATEINT 0x00800000 +#define DDR_PWRCTL 0x00000000 +#define DDR_PWRTMG 0x00400010 +#define DDR_HWLPCTL 0x00000000 +#define DDR_RFSHCTL0 0x00210000 +#define DDR_RFSHCTL3 0x00000000 +#define DDR_RFSHTMG 0x0080008A +#define DDR_CRCPARCTL0 0x00000000 +#define DDR_DRAMTMG0 0x121B2414 +#define DDR_DRAMTMG1 0x000A041B +#define DDR_DRAMTMG2 0x0607080F +#define DDR_DRAMTMG3 0x0050400C +#define DDR_DRAMTMG4 0x07040607 +#define DDR_DRAMTMG5 0x06060403 +#define DDR_DRAMTMG6 0x02020002 +#define DDR_DRAMTMG7 0x00000202 +#define DDR_DRAMTMG8 0x00001005 +#define DDR_DRAMTMG14 0x000000A0 +#define DDR_ZQCTL0 0xC2000040 +#define DDR_DFITMG0 0x02050105 +#define DDR_DFITMG1 0x00000202 +#define DDR_DFILPCFG0 0x07000000 +#define DDR_DFIUPD0 0xC0400003 +#define DDR_DFIUPD1 0x00000000 +#define DDR_DFIUPD2 0x00000000 +#define DDR_DFIPHYMSTR 0x00000000 +#define DDR_ODTCFG 0x06000600 +#define DDR_ODTMAP 0x00000001 +#define DDR_SCHED 0x00000C01 +#define DDR_SCHED1 0x00000000 +#define DDR_PERFHPR1 0x01000001 +#define DDR_PERFLPR1 0x08000200 +#define DDR_PERFWR1 0x08000400 +#define DDR_DBG0 0x00000000 +#define DDR_DBG1 0x00000000 +#define DDR_DBGCMD 0x00000000 +#define DDR_POISONCFG 0x00000000 +#define DDR_PCCFG 0x00000010 +#define DDR_PCFGR_0 0x00010000 +#define DDR_PCFGW_0 0x00000000 +#define DDR_PCFGQOS0_0 0x02100C03 +#define DDR_PCFGQOS1_0 0x00800100 +#define DDR_PCFGWQOS0_0 0x01100C03 +#define DDR_PCFGWQOS1_0 0x01000200 +#define DDR_PCFGR_1 0x00010000 +#define DDR_PCFGW_1 0x00000000 +#define DDR_PCFGQOS0_1 0x02100C03 +#define DDR_PCFGQOS1_1 0x00800040 +#define DDR_PCFGWQOS0_1 0x01100C03 +#define DDR_PCFGWQOS1_1 0x01000200 +#define DDR_ADDRMAP1 0x00080808 +#define DDR_ADDRMAP2 0x00000000 +#define DDR_ADDRMAP3 0x00000000 +#define DDR_ADDRMAP4 0x00001F1F +#define DDR_ADDRMAP5 0x07070707 +#define DDR_ADDRMAP6 0x0F0F0707 +#define DDR_ADDRMAP9 0x00000000 +#define DDR_ADDRMAP10 0x00000000 +#define DDR_ADDRMAP11 0x00000000 +#define DDR_PGCR 0x01442E02 +#define DDR_PTR0 0x0022A41B +#define DDR_PTR1 0x047C0740 +#define DDR_PTR2 0x042D9C80 +#define DDR_ACIOCR 0x10400812 +#define DDR_DXCCR 0x00000C40 +#define DDR_DSGCR 0xF200001F +#define DDR_DCR 0x0000000B +#define DDR_DTPR0 0x36D477D0 +#define DDR_DTPR1 0x098A00D8 +#define DDR_DTPR2 0x10023600 +#define DDR_MR0 0x00000830 +#define DDR_MR1 0x00000000 +#define DDR_MR2 0x00000208 +#define DDR_MR3 0x00000000 +#define DDR_ODTCR 0x00010000 +#define DDR_ZQ0CR1 0x00000038 +#define DDR_DX0GCR 0x0000CE81 +#define DDR_DX0DLLCR 0x40000000 +#define DDR_DX0DQTR 0xFFFFFFFF +#define DDR_DX0DQSTR 0x3DB02000 +#define DDR_DX1GCR 0x0000CE81 +#define DDR_DX1DLLCR 0x40000000 +#define DDR_DX1DQTR 0xFFFFFFFF +#define DDR_DX1DQSTR 0x3DB02000 +#define DDR_DX2GCR 0x0000CE81 +#define DDR_DX2DLLCR 0x40000000 +#define DDR_DX2DQTR 0xFFFFFFFF +#define DDR_DX2DQSTR 0x3DB02000 +#define DDR_DX3GCR 0x0000CE81 +#define DDR_DX3DLLCR 0x40000000 +#define DDR_DX3DQTR 0xFFFFFFFF +#define DDR_DX3DQSTR 0x3DB02000 + +#include "stm32mp15-ddr.dtsi"