From patchwork Wed Nov 3 09:04:27 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Suniel Mahesh X-Patchwork-Id: 1726 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pf1-f197.google.com (mail-pf1-f197.google.com [209.85.210.197]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 46DDE3F09E for ; Wed, 3 Nov 2021 10:04:56 +0100 (CET) Received: by mail-pf1-f197.google.com with SMTP id r2-20020a627602000000b00480f8ce37absf997050pfc.8 for ; Wed, 03 Nov 2021 02:04:56 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1635930295; cv=pass; d=google.com; s=arc-20160816; b=rwAcqGfbaj9rJ6nsidpSo4QMQ3+cas3W/r+3f8MWjnkLqbY8iLYutPi/yK7+HhDvuE hyiO/5fyFFinnfd13VdlLRjzjEcM21jlXz9dfbPFEFscHSUKDu+bmCckbAQXHy5PZeWh hDpmiwN8irFm0y3S8B04AumuF+61j6YrXxd23nRy0o5yop+NkNsUbuU+ouIdgQI8a0Bv GiujTbWpYh1DefdSGKLSaBmvHTE16aGWnhWmUhax8V4RoF5HwZNpIXU+sPFMkemY6tA9 3qujp0dBlfSKxH4dAE6wdXUpqqBG9C53yVap8BnqQtD35Ic64PLnYGoHb+CpGqEXg007 c0Uw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=dLwsw0nNBYcD2Lprp4togu4ciQ6PLfNQpxHV54bbBI8=; b=jhasiYgiLsTzZbwMknHiqbmYMUNmXsIkjkxnZUzwXVGtpY648wPUMYAIxqzbMfCDy0 0R3N5mNNLqZBoMAFDl7woJ2O9h/jfVeDzBxfL3fevPf9qIjoXeoJ+5XPLdjEV8e7lOY0 9+faJvceKgtCrfFCXqDLwKZ0+FLpNwEiQcZsE7XwxpAjWPh1WLs4zjW3HNISMgvoktCs 6rZRxvSsXlWy9FQ1tlRFXhxTErZGvq3wbBboR4U6E8U2e1I0Qeb/VcqNaw57HTwBf36a zKHbz3mjWUe57plqo6dylri4A81peU3nwdpo8oYR5ipT20gFkLuA7NuQVkUUA/+dWL5h ggZg== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=EAOukKAR; spf=pass (google.com: domain of sunil@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=sunil@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=dLwsw0nNBYcD2Lprp4togu4ciQ6PLfNQpxHV54bbBI8=; b=n+99jyRsfYY2UVj5+RZ1Ic+oObDTGlLM1cX7a7SpPWcrks6kzqka9nMpeq48vjANI8 KXgamXolMBffU61/jnB48sko6bcY93bcBoQJ9iXdJJW4xYa2JQNDNyNm8fFF6Q+JeBcm bBNCR+q9MXX8KNKU/FeI6AJFALjaOwrsE6+UI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=dLwsw0nNBYcD2Lprp4togu4ciQ6PLfNQpxHV54bbBI8=; b=VA7Or5DtCtaDOwzS7R1CiCrBo63XK8ltt/yNm6qLWnI/Y/TKz1dxpBP+dXEcweFD3m XNBx2sp4/XBrlN6fC9R26NjYqrrbwTeCtma6Yl+REZ7j+sr0LcHUpnuD/1rU+s9d7XiL rKLIPV4oWohi45/NuhxQ8PAVz1WvEWwNr7pIdiLrvP4XBIeUwXasz2DFg4oenFmUydj9 Z+WzW5ywE1OP5wX0koxIHwMFRa3QYsdW9ZE+Q2UYRUPNpGsF08dznhFjPdYTmUuUMqJZ 5NYjuXCXDQSyWcwZhC9sa/HuACFrzBq4S6RSblLUnSvNqsbP47zQppShCmj4S6YPAoKV 4lTg== X-Gm-Message-State: AOAM531qaboL4pdAFiF/AF1QjwQlxypvlm1wX/zWlrXBaGezDCKWgwM9 CiA7PtR7RjTYjeIV4Gqhrfv8VFz3 X-Google-Smtp-Source: ABdhPJzadeumZ/eXkHT+F8xa6rnkrryntIqIxBOO7bY88jGTnpCcOOLS8KlF24qjNP3Y+uKN4hZyAw== X-Received: by 2002:a62:1496:0:b0:47b:d2ba:8791 with SMTP id 144-20020a621496000000b0047bd2ba8791mr42682741pfu.18.1635930295061; Wed, 03 Nov 2021 02:04:55 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6a00:853:: with SMTP id q19ls97006pfk.8.gmail; Wed, 03 Nov 2021 02:04:54 -0700 (PDT) X-Received: by 2002:a63:4b22:: with SMTP id y34mr14166756pga.382.1635930294284; Wed, 03 Nov 2021 02:04:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635930294; cv=none; d=google.com; s=arc-20160816; b=YVmOsn8/LnvI97R2WN9v+3tq0BsuyfxrMSGZbis8W0J48tYsTZYH7y7FO7SCvWI683 WIkK6b0ccQAOeMZS4FtutDrhbwUccVwVbUFP4dSjQLM+D+9pvxjfRTT3XEEmgo907Laf hyRvIBA/TCMqGaUkPRnas+yPqtKfOUwwpX9lrxLQSH3BvwU8iQV5PUH6b33SC4Qib4LV 10Ik9oZYgTsh7iSvP6QtvKrOKjzbbvS68WCLY77nPWqmuZG/WAObA9iNtyYSDSuSDwCa 5TOnkCDY90GQmFI+rOAL82fWLuFXWm0/inRT9B1la7SlCdnicP5JTyd4GegI2eGgH6cA NhDA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=QEvUtHo0TwnmdCSPLWrixHcYBzGIkl7xDxrjWsfX/uA=; b=N6H1RP1W7CAMd/eNtShdEhyk1RlxS5RMgXmO7EgRnwy5cnxGBtBY27c7U+NCgcpjqp /0YEvhj+eUEQKmSpfE56dXA3kR47BXhMo6Zg/nDqdnDhhX54Q6krQybAe9zGQgtX4YFO B7xyHz2UAs4cT7OkHwvm+1Z/3IYYvbuvMBdRERThp0raQ8G9JUFrnYlH9KnV99ahRX8X Fl0R3LI4jfeZFfd6ewgDEGZ6mIv81gkcbfsPv6MHnZpTlrbFG7rHU1Ucls3UQxIxI5L2 HA29echJDJYvOBYxJ09dOeIjFkv6TcGUe1wlM00OTnQAlsxZVSIwJatThiL3HFHTZCmL Ssdg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=EAOukKAR; spf=pass (google.com: domain of sunil@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=sunil@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id q11sor959026plx.41.2021.11.03.02.04.54 for (Google Transport Security); Wed, 03 Nov 2021 02:04:54 -0700 (PDT) Received-SPF: pass (google.com: domain of sunil@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:902:b593:b0:12d:7aa5:de2d with SMTP id a19-20020a170902b59300b0012d7aa5de2dmr37449256pls.31.1635930293975; Wed, 03 Nov 2021 02:04:53 -0700 (PDT) Received: from localhost.localdomain ([49.206.57.164]) by smtp.gmail.com with ESMTPSA id s2sm1802292pfg.167.2021.11.03.02.04.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 03 Nov 2021 02:04:53 -0700 (PDT) From: Suniel Mahesh To: linux-amarula@amarulasolutions.com Cc: Jagan Teki Subject: [PATCH 4/5] engicam: px30: Add Engicam PX30.Core C.TOUCH 2.0 10.1" OF Date: Wed, 3 Nov 2021 14:34:27 +0530 Message-Id: <20211103090428.12664-4-sunil@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211103090428.12664-1-sunil@amarulasolutions.com> References: <20211103090428.12664-1-sunil@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: sunil@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=EAOukKAR; spf=pass (google.com: domain of sunil@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=sunil@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , From: Jagan Teki PX30.Core is an EDIMM SOM based on Rockchip PX30 from Engicam. C.TOUCH 2.0 is a general purpose carrier board with capacitive touch interface support. 10.1" OF is a capacitive touch 10.1" Open Frame panel solutions. PX30.Core needs to mount on top of C.TOUCH 2.0 carrier with pluged 10.1" OF for creating complete PX30.Core C.TOUCH 2.0 10.1" Open Frame. Add support for it. Signed-off-by: Jagan Teki Signed-off-by: Suniel Mahesh --- Changes for v2: - Tested on Engicam EDIMM2.2 with PX30 SOM based carrier board - new patch addition to the series - Rebased on top of v2022.01-rc1" --- arch/arm/dts/Makefile | 1 + arch/arm/mach-rockchip/px30/Kconfig | 8 ++ board/engicam/px30_core/MAINTAINERS | 6 + configs/px30-core-ctouch2-of10-px30_defconfig | 107 ++++++++++++++++++ 4 files changed, 122 insertions(+) create mode 100644 configs/px30-core-ctouch2-of10-px30_defconfig diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile index 57a33d0bc4..95465d1dac 100644 --- a/arch/arm/dts/Makefile +++ b/arch/arm/dts/Makefile @@ -79,6 +79,7 @@ dtb-$(CONFIG_ROCKCHIP_PX30) += \ px30-evb.dtb \ px30-firefly.dtb \ px30-engicam-px30-core-ctouch2.dtb \ + px30-engicam-px30-core-ctouch2-of10.dtb \ px30-engicam-px30-core-edimm2.2.dtb \ rk3326-odroid-go2.dtb diff --git a/arch/arm/mach-rockchip/px30/Kconfig b/arch/arm/mach-rockchip/px30/Kconfig index aa5cc471ee..145bf3591f 100644 --- a/arch/arm/mach-rockchip/px30/Kconfig +++ b/arch/arm/mach-rockchip/px30/Kconfig @@ -27,6 +27,14 @@ config TARGET_PX30_CORE * PX30.Core needs to mount on top of CTOUCH2.0 for creating complete PX30.Core C.TOUCH Carrier board. + PX30.Core CTOUCH2-OF10: + * PX30.Core is an EDIMM SOM based on Rockchip PX30 from Engicam. + * CTOUCH2.0 is a general purpose Carrier board with capacitive + touch interface support. + * 10.1" OF is a capacitive touch 10.1" Open Frame panel solutions. + * PX30.Core needs to mount on top of C.TOUCH 2.0 carrier with pluged + 10.1" OF for creating complete PX30.Core C.TOUCH 2.0 10.1" Open Frame. + config ROCKCHIP_BOOT_MODE_REG default 0xff010200 diff --git a/board/engicam/px30_core/MAINTAINERS b/board/engicam/px30_core/MAINTAINERS index b87ca22207..77f0c2dba5 100644 --- a/board/engicam/px30_core/MAINTAINERS +++ b/board/engicam/px30_core/MAINTAINERS @@ -4,6 +4,12 @@ M: Suniel Mahesh S: Maintained F: configs/px30-core-ctouch2-px30_defconfig +PX30-Core-CTOUCH2.0-OF10 +M: Jagan Teki +M: Suniel Mahesh +S: Maintained +F: configs/px30-core-ctouch2-of10-px30_defconfig + PX30-Core-EDIMM2.2 M: Jagan Teki M: Suniel Mahesh diff --git a/configs/px30-core-ctouch2-of10-px30_defconfig b/configs/px30-core-ctouch2-of10-px30_defconfig new file mode 100644 index 0000000000..b92e876556 --- /dev/null +++ b/configs/px30-core-ctouch2-of10-px30_defconfig @@ -0,0 +1,107 @@ +CONFIG_ARM=y +CONFIG_ARCH_ROCKCHIP=y +CONFIG_SYS_TEXT_BASE=0x00200000 +CONFIG_SPL_LIBCOMMON_SUPPORT=y +CONFIG_SPL_LIBGENERIC_SUPPORT=y +CONFIG_SYS_MALLOC_F_LEN=0x2000 +CONFIG_NR_DRAM_BANKS=1 +CONFIG_SPL_TEXT_BASE=0x00000000 +CONFIG_ROCKCHIP_PX30=y +CONFIG_TARGET_PX30_CORE=y +CONFIG_DEBUG_UART_CHANNEL=1 +CONFIG_TPL_LIBGENERIC_SUPPORT=y +CONFIG_SPL_DRIVERS_MISC_SUPPORT=y +CONFIG_SPL_STACK_R_ADDR=0x600000 +CONFIG_DEBUG_UART_BASE=0xFF160000 +CONFIG_DEBUG_UART_CLOCK=24000000 +CONFIG_DEFAULT_DEVICE_TREE="px30-engicam-px30-core-ctouch2-of10" +CONFIG_DEBUG_UART=y +CONFIG_TPL_SYS_MALLOC_F_LEN=0x600 +# CONFIG_ANDROID_BOOT_IMAGE is not set +CONFIG_FIT=y +CONFIG_FIT_VERBOSE=y +CONFIG_SPL_LOAD_FIT=y +CONFIG_DEFAULT_FDT_FILE="rockchip/px30-engicam-px30-core-ctouch2-of10.dtb" +# CONFIG_CONSOLE_MUX is not set +# CONFIG_DISPLAY_CPUINFO is not set +CONFIG_DISPLAY_BOARDINFO_LATE=y +CONFIG_MISC_INIT_R=y +CONFIG_SPL_BOOTROM_SUPPORT=y +# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set +CONFIG_SPL_STACK_R=y +# CONFIG_TPL_BANNER_PRINT is not set +CONFIG_SPL_CRC32_SUPPORT=y +CONFIG_SPL_ATF=y +# CONFIG_TPL_FRAMEWORK is not set +# CONFIG_CMD_BOOTD is not set +# CONFIG_CMD_ELF is not set +# CONFIG_CMD_IMI is not set +# CONFIG_CMD_XIMG is not set +# CONFIG_CMD_LZMADEC is not set +# CONFIG_CMD_UNZIP is not set +CONFIG_CMD_GPT=y +# CONFIG_CMD_LOADB is not set +# CONFIG_CMD_LOADS is not set +CONFIG_CMD_MMC=y +CONFIG_CMD_USB=y +CONFIG_CMD_USB_MASS_STORAGE=y +# CONFIG_CMD_ITEST is not set +# CONFIG_CMD_SETEXPR is not set +# CONFIG_SPL_DOS_PARTITION is not set +# CONFIG_ISO_PARTITION is not set +CONFIG_EFI_PARTITION_ENTRIES_NUMBERS=64 +CONFIG_SPL_OF_CONTROL=y +CONFIG_OF_LIVE=y +CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents" +CONFIG_ENV_IS_IN_MMC=y +CONFIG_SYS_RELOC_GD_ENV_ADDR=y +CONFIG_REGMAP=y +CONFIG_SPL_REGMAP=y +CONFIG_SYSCON=y +CONFIG_SPL_SYSCON=y +CONFIG_CLK=y +CONFIG_SPL_CLK=y +CONFIG_FASTBOOT_BUF_ADDR=0x800800 +CONFIG_FASTBOOT_BUF_SIZE=0x04000000 +CONFIG_ROCKCHIP_GPIO=y +CONFIG_SYS_I2C_ROCKCHIP=y +CONFIG_MISC=y +CONFIG_ROCKCHIP_OTP=y +CONFIG_MMC_DW=y +CONFIG_MMC_DW_ROCKCHIP=y +CONFIG_PHY_REALTEK=y +CONFIG_DM_ETH=y +CONFIG_ETH_DESIGNWARE=y +CONFIG_GMAC_ROCKCHIP=y +CONFIG_PINCTRL=y +CONFIG_DM_PMIC=y +CONFIG_PMIC_RK8XX=y +CONFIG_REGULATOR_PWM=y +CONFIG_DM_REGULATOR_FIXED=y +CONFIG_REGULATOR_RK8XX=y +CONFIG_PWM_ROCKCHIP=y +CONFIG_RAM=y +CONFIG_SPL_RAM=y +CONFIG_TPL_RAM=y +CONFIG_ROCKCHIP_SDRAM_COMMON=y +CONFIG_DM_RESET=y +CONFIG_DM_RNG=y +CONFIG_RNG_ROCKCHIP=y +# CONFIG_SPECIFY_CONSOLE_INDEX is not set +CONFIG_DEBUG_UART_SHIFT=2 +CONFIG_DEBUG_UART_SKIP_INIT=y +CONFIG_SOUND=y +CONFIG_SYSRESET=y +CONFIG_DM_THERMAL=y +CONFIG_USB=y +CONFIG_USB_EHCI_HCD=y +CONFIG_USB_EHCI_GENERIC=y +CONFIG_USB_GADGET=y +CONFIG_USB_GADGET_DWC2_OTG=y +CONFIG_DM_VIDEO=y +CONFIG_DISPLAY=y +CONFIG_LCD=y +CONFIG_SPL_TINY_MEMSET=y +CONFIG_TPL_TINY_MEMSET=y +CONFIG_LZO=y +CONFIG_ERRNO_STR=y