From patchwork Sat Nov 13 14:40:40 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1762 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 93AA33F1D5 for ; Sat, 13 Nov 2021 15:40:53 +0100 (CET) Received: by mail-pl1-f200.google.com with SMTP id l3-20020a170902f68300b00142892d0a86sf5196965plg.13 for ; Sat, 13 Nov 2021 06:40:53 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1636814452; cv=pass; d=google.com; s=arc-20160816; b=FIP5HQWhH6RFGh16l3qu1JICRjDEAHTHT0gzmo74oI+mPymFli2mb3hvV2r6MP4nZ6 sHPCP290WB9CangoV/8IqmDm9miCh4sWJgRUBuI6CEhixL62Xo3IeVSeNLYzIEs6rimm vnOhpnBzFUwGBTfS/bHtMl3UY01QExYJptrvmNvt38XPSeVxhZ5N30ySVe4TdtV/zBOc T1dN0CzUg0YEdziEWOHWIxPMcGDuOvI2FsqfEAxccxvMIJAErCuBNI6hNJzLAMHl7orU mrJfRsbIv9Y62cEnCqCMje9+EmiInbjz8wKmKzKv6BSkt9oyhrbRwXpAiItYdBU6VrKt PB/w== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Ypjd5pJBvJjKULRWNSrKmeH1f3wZpBM70q+iJiGWN94=; b=dUSYzttTbQo3D3DvXHRN17oZTdzH8VrGgZ7H9qhz9a8lYdrgKsdv9vT5jYZU09RFoe lWhXUGVQK28diAWv92fF9IclfnKCXZGq5YS56law15FGHOFNPBOHBiguUmRS8QtMBK0f DO2YzkcAFQhZ03ZYqhp1sMjVhrCzXoJ1bkOnNc62HmmIXm+Tyvn61fMgbCHvvtN0Fej0 NDtzt2hy5S5iuYNYA9RyyAoroSEPKtVKkUZKctuKERwlZqo/t0qRdahnhOXmg0j13QVc LuZPddsTZeqiR6dyo1JKC9kGAK3o7OT1NHExIyuMedxht7N9gXWYGlzpLl9QhjUOM5zu bUCw== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=hE36dgk8; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=Ypjd5pJBvJjKULRWNSrKmeH1f3wZpBM70q+iJiGWN94=; b=O7Zvq++8H2pQUunO7l9fBsITubxB/evbOFurvP0qzfjUSK0M3CvhmFvfz2TeRSECa3 noRkW0+DAWiEczK/g7AmkIim7NkgGCGS7Kih6e7csbxYBQmi6H0w9ff6milWpI/lI0qj 4rravumxwnAQmgj/6AkRcz4Vp6AgzQe5r6H+w= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=Ypjd5pJBvJjKULRWNSrKmeH1f3wZpBM70q+iJiGWN94=; b=z8cF43DlT8Aoa7xB4fR3AFt8miHsAEsu02vvsTp/oJ8YFAOUNo+Tc4TfWOAIU7TJxP z9kFlrZLYeaJZycivkumPrSwvOizhhJWiePY1dLSPl9EICcgJ3CS4+Te9g8TSxAbhUQy 6cunJT7ng+xdfE9z/jH+bcWOGKRM99svcloyaq7XUL5fFh6Eetfc+frkeDlxJKPDJnkc LPdV50dZkLhsDPcVBVh5PZ03HgNFukasujQKn27W3EhQzxRkJAm7nYzwb0sNz+35tClx y67JLMynODdaEXALa5ZnkTNzkmb4DIH6/2/9NNT1RTg00hruqNLmbaoqHw48cNJCpkZr hWAQ== X-Gm-Message-State: AOAM532ugDNOcqJoDjaE/TprveOFwR46Ngq4Lsn9sGBlaKT7SFqLFIF0 342CqB2iS4i5Af1H78bK3lTyZWb6 X-Google-Smtp-Source: ABdhPJx+6b6iyagZOBgv2NE9jag3PGWkGaW0v76uQJwdzEOjxxNOGh+2VU74bPHG+8XfHfuLbM59EA== X-Received: by 2002:a17:902:f784:b0:141:c9ce:6725 with SMTP id q4-20020a170902f78400b00141c9ce6725mr17934908pln.58.1636814452131; Sat, 13 Nov 2021 06:40:52 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:902:a409:: with SMTP id p9ls6155831plq.3.gmail; Sat, 13 Nov 2021 06:40:51 -0800 (PST) X-Received: by 2002:a17:902:9888:b0:142:8731:4b55 with SMTP id s8-20020a170902988800b0014287314b55mr17813463plp.51.1636814451450; Sat, 13 Nov 2021 06:40:51 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1636814451; cv=none; d=google.com; s=arc-20160816; b=ZO/4FppJt743CZrJrWPz0NC0vMezvGZOWa7aw9glEgfeTinOERPuhZPZlkzn5YRLZs y3HEn4RBvDUOuNgnL/vV3A7LyhWL7I+rzvEHbtb4MNx/1qlsFE7xw83gxM+XGUasr15D QR5irMiq9YV97RpEK+zSqPp2rJ50xEhe2m1kJQ4Rgsv9hhaAIyiPNw6HaDb6CbE9loRa 4N5OJtIxlTWZ4XIo1AsWHBLm6Kbuh2nYKsSbhq7RqUEStmYbeNy8FrUA3Vn4GXwMCjqn kN9eHbT/iWtNrhdEpDCPuGwphzucYBdt1zghh103R64x6CrLuCEeL9VCQqQst8EFVXBG bktA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=vvOWF3ND89FPR5JSeDVsMEPYJppER6RdUIdbvl+mwK0=; b=q/MqAO8BX0UqIQ0LcsKnmdaeoEa0qNvXG9tDKYFr2CvaOWnzLC4DyY1pxIApcXRxWe DQ/RNpXVJPuLJ/sxZ9LUfIwy6+G2YvXCaPPCwy0zS2oBz9hyu+oRBtEhcfEOUy+CzAKI 4XM/Lh1vzNREeCZPvoG2xdJGqMVxa3A9EQnm9SH4Tgu41lES7OXob7ugTggQzcdoRtgM 6Pa9d/kNrY0cgrRsAmsH9tHnjC5g0HaC+XwjzYyuHt3YtPWYlZ/zYWfERveMHYEDxw9p xRREks0FoJgtmk43SUqBodrSGN9Zf/3GAJWW1yu4tHoXEAy8mgPFpgxA7BWEJeWwrK1X tjJg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=hE36dgk8; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id ns18sor10162709pjb.42.2021.11.13.06.40.51 for (Google Transport Security); Sat, 13 Nov 2021 06:40:51 -0800 (PST) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:90b:1a87:: with SMTP id ng7mr27915176pjb.230.1636814450830; Sat, 13 Nov 2021 06:40:50 -0800 (PST) Received: from localhost.localdomain ([2405:201:c00a:a0a9:c59a:cd1:c877:6ac2]) by smtp.gmail.com with ESMTPSA id bt2sm7794902pjb.57.2021.11.13.06.40.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 13 Nov 2021 06:40:50 -0800 (PST) From: Jagan Teki To: linux-amarula@amarulasolutions.com Cc: Jagan Teki Subject: [PATCH v2 3/3] engicam: px30: Add Engicam PX30.Core C.TOUCH 2.0 10.1" OF Date: Sat, 13 Nov 2021 20:10:40 +0530 Message-Id: <20211113144040.406206-3-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211113144040.406206-1-jagan@amarulasolutions.com> References: <20211113144040.406206-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=hE36dgk8; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , PX30.Core is an EDIMM SOM based on Rockchip PX30 from Engicam. C.TOUCH 2.0 is a general purpose carrier board with capacitive touch interface support. 10.1" OF is a capacitive touch 10.1" Open Frame panel solutions. PX30.Core needs to mount on top of C.TOUCH 2.0 carrier with pluged 10.1" OF for creating complete PX30.Core C.TOUCH 2.0 10.1" Open Frame. Add support for it. Signed-off-by: Jagan Teki --- Changes for v2: - none arch/arm/dts/Makefile | 1 + arch/arm/mach-rockchip/px30/Kconfig | 8 ++ board/engicam/px30_core/MAINTAINERS | 6 + configs/px30-core-ctouch2-of10-px30_defconfig | 107 ++++++++++++++++++ 4 files changed, 122 insertions(+) create mode 100644 configs/px30-core-ctouch2-of10-px30_defconfig diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile index 57a33d0bc4..95465d1dac 100644 --- a/arch/arm/dts/Makefile +++ b/arch/arm/dts/Makefile @@ -79,6 +79,7 @@ dtb-$(CONFIG_ROCKCHIP_PX30) += \ px30-evb.dtb \ px30-firefly.dtb \ px30-engicam-px30-core-ctouch2.dtb \ + px30-engicam-px30-core-ctouch2-of10.dtb \ px30-engicam-px30-core-edimm2.2.dtb \ rk3326-odroid-go2.dtb diff --git a/arch/arm/mach-rockchip/px30/Kconfig b/arch/arm/mach-rockchip/px30/Kconfig index aa5cc471ee..145bf3591f 100644 --- a/arch/arm/mach-rockchip/px30/Kconfig +++ b/arch/arm/mach-rockchip/px30/Kconfig @@ -27,6 +27,14 @@ config TARGET_PX30_CORE * PX30.Core needs to mount on top of CTOUCH2.0 for creating complete PX30.Core C.TOUCH Carrier board. + PX30.Core CTOUCH2-OF10: + * PX30.Core is an EDIMM SOM based on Rockchip PX30 from Engicam. + * CTOUCH2.0 is a general purpose Carrier board with capacitive + touch interface support. + * 10.1" OF is a capacitive touch 10.1" Open Frame panel solutions. + * PX30.Core needs to mount on top of C.TOUCH 2.0 carrier with pluged + 10.1" OF for creating complete PX30.Core C.TOUCH 2.0 10.1" Open Frame. + config ROCKCHIP_BOOT_MODE_REG default 0xff010200 diff --git a/board/engicam/px30_core/MAINTAINERS b/board/engicam/px30_core/MAINTAINERS index b87ca22207..77f0c2dba5 100644 --- a/board/engicam/px30_core/MAINTAINERS +++ b/board/engicam/px30_core/MAINTAINERS @@ -4,6 +4,12 @@ M: Suniel Mahesh S: Maintained F: configs/px30-core-ctouch2-px30_defconfig +PX30-Core-CTOUCH2.0-OF10 +M: Jagan Teki +M: Suniel Mahesh +S: Maintained +F: configs/px30-core-ctouch2-of10-px30_defconfig + PX30-Core-EDIMM2.2 M: Jagan Teki M: Suniel Mahesh diff --git a/configs/px30-core-ctouch2-of10-px30_defconfig b/configs/px30-core-ctouch2-of10-px30_defconfig new file mode 100644 index 0000000000..b92e876556 --- /dev/null +++ b/configs/px30-core-ctouch2-of10-px30_defconfig @@ -0,0 +1,107 @@ +CONFIG_ARM=y +CONFIG_ARCH_ROCKCHIP=y +CONFIG_SYS_TEXT_BASE=0x00200000 +CONFIG_SPL_LIBCOMMON_SUPPORT=y +CONFIG_SPL_LIBGENERIC_SUPPORT=y +CONFIG_SYS_MALLOC_F_LEN=0x2000 +CONFIG_NR_DRAM_BANKS=1 +CONFIG_SPL_TEXT_BASE=0x00000000 +CONFIG_ROCKCHIP_PX30=y +CONFIG_TARGET_PX30_CORE=y +CONFIG_DEBUG_UART_CHANNEL=1 +CONFIG_TPL_LIBGENERIC_SUPPORT=y +CONFIG_SPL_DRIVERS_MISC_SUPPORT=y +CONFIG_SPL_STACK_R_ADDR=0x600000 +CONFIG_DEBUG_UART_BASE=0xFF160000 +CONFIG_DEBUG_UART_CLOCK=24000000 +CONFIG_DEFAULT_DEVICE_TREE="px30-engicam-px30-core-ctouch2-of10" +CONFIG_DEBUG_UART=y +CONFIG_TPL_SYS_MALLOC_F_LEN=0x600 +# CONFIG_ANDROID_BOOT_IMAGE is not set +CONFIG_FIT=y +CONFIG_FIT_VERBOSE=y +CONFIG_SPL_LOAD_FIT=y +CONFIG_DEFAULT_FDT_FILE="rockchip/px30-engicam-px30-core-ctouch2-of10.dtb" +# CONFIG_CONSOLE_MUX is not set +# CONFIG_DISPLAY_CPUINFO is not set +CONFIG_DISPLAY_BOARDINFO_LATE=y +CONFIG_MISC_INIT_R=y +CONFIG_SPL_BOOTROM_SUPPORT=y +# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set +CONFIG_SPL_STACK_R=y +# CONFIG_TPL_BANNER_PRINT is not set +CONFIG_SPL_CRC32_SUPPORT=y +CONFIG_SPL_ATF=y +# CONFIG_TPL_FRAMEWORK is not set +# CONFIG_CMD_BOOTD is not set +# CONFIG_CMD_ELF is not set +# CONFIG_CMD_IMI is not set +# CONFIG_CMD_XIMG is not set +# CONFIG_CMD_LZMADEC is not set +# CONFIG_CMD_UNZIP is not set +CONFIG_CMD_GPT=y +# CONFIG_CMD_LOADB is not set +# CONFIG_CMD_LOADS is not set +CONFIG_CMD_MMC=y +CONFIG_CMD_USB=y +CONFIG_CMD_USB_MASS_STORAGE=y +# CONFIG_CMD_ITEST is not set +# CONFIG_CMD_SETEXPR is not set +# CONFIG_SPL_DOS_PARTITION is not set +# CONFIG_ISO_PARTITION is not set +CONFIG_EFI_PARTITION_ENTRIES_NUMBERS=64 +CONFIG_SPL_OF_CONTROL=y +CONFIG_OF_LIVE=y +CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents" +CONFIG_ENV_IS_IN_MMC=y +CONFIG_SYS_RELOC_GD_ENV_ADDR=y +CONFIG_REGMAP=y +CONFIG_SPL_REGMAP=y +CONFIG_SYSCON=y +CONFIG_SPL_SYSCON=y +CONFIG_CLK=y +CONFIG_SPL_CLK=y +CONFIG_FASTBOOT_BUF_ADDR=0x800800 +CONFIG_FASTBOOT_BUF_SIZE=0x04000000 +CONFIG_ROCKCHIP_GPIO=y +CONFIG_SYS_I2C_ROCKCHIP=y +CONFIG_MISC=y +CONFIG_ROCKCHIP_OTP=y +CONFIG_MMC_DW=y +CONFIG_MMC_DW_ROCKCHIP=y +CONFIG_PHY_REALTEK=y +CONFIG_DM_ETH=y +CONFIG_ETH_DESIGNWARE=y +CONFIG_GMAC_ROCKCHIP=y +CONFIG_PINCTRL=y +CONFIG_DM_PMIC=y +CONFIG_PMIC_RK8XX=y +CONFIG_REGULATOR_PWM=y +CONFIG_DM_REGULATOR_FIXED=y +CONFIG_REGULATOR_RK8XX=y +CONFIG_PWM_ROCKCHIP=y +CONFIG_RAM=y +CONFIG_SPL_RAM=y +CONFIG_TPL_RAM=y +CONFIG_ROCKCHIP_SDRAM_COMMON=y +CONFIG_DM_RESET=y +CONFIG_DM_RNG=y +CONFIG_RNG_ROCKCHIP=y +# CONFIG_SPECIFY_CONSOLE_INDEX is not set +CONFIG_DEBUG_UART_SHIFT=2 +CONFIG_DEBUG_UART_SKIP_INIT=y +CONFIG_SOUND=y +CONFIG_SYSRESET=y +CONFIG_DM_THERMAL=y +CONFIG_USB=y +CONFIG_USB_EHCI_HCD=y +CONFIG_USB_EHCI_GENERIC=y +CONFIG_USB_GADGET=y +CONFIG_USB_GADGET_DWC2_OTG=y +CONFIG_DM_VIDEO=y +CONFIG_DISPLAY=y +CONFIG_LCD=y +CONFIG_SPL_TINY_MEMSET=y +CONFIG_TPL_TINY_MEMSET=y +CONFIG_LZO=y +CONFIG_ERRNO_STR=y