From patchwork Mon Nov 15 17:38:21 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1767 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 5C7E43F1D5 for ; Mon, 15 Nov 2021 18:38:54 +0100 (CET) Received: by mail-pj1-f71.google.com with SMTP id jx2-20020a17090b46c200b001a62e9db321sf257247pjb.7 for ; Mon, 15 Nov 2021 09:38:54 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1636997932; cv=pass; d=google.com; s=arc-20160816; b=OduRyKY2P/729TBepSSs1NuC7w7AfonBgC6D4H8J8PrjJKdlx38f/FF6VXFuPIEKGT 5JNfUFeGjJX++O0jGVYqRHcGKR1hE36xl8O69aYuRwvuZXv4DHRK8tcEjx8sUJCKDBs2 LS2x6znhFpw7MkPXtuKiinlxwZgPGgQT17Hv73ZGZqMJnytn2wHf53AIct9wgL5hmMYi 8pocH8iEpdkJa2IW9YSETWRdHZCGjJjiM1pwnG7p1iZgdlJ5D1bcZ6nNcgq/gU1VgNpj 7yrLk07471nj943DfIufwizCr+eFDpR0uiMjbUnZVJF7MbblGoqMNkUM0Vzlyow7NVis RhZA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=xCGUMw6kO3RR1r3E0oYpUyJClfdl7UpbS6AF1vZVF0g=; b=zBqlNyIvNfCczts3+K9A/K588ViOFS9PeTFApAev11vWyNJ6fDnJbbmIhH9PNPQCSU YoCCH1ZyJvn+RwEDV0JZNgpG8UI/X4YnO2/Qfe64MmnDcRNlC9JNNR68SJ0diYnGJtig CA4As+vahXdRKRHtkqRmiogSGmu2SOwqcPfbeH7JXDU3e+lAtS/UcSLHNhAQzWqOG7oK FLK/TCQDu6ZgVLhRhCpJHIqCrdaJuM/imi6KmTI5X/MR7j9fh4PAP4N15wNtoJ4aQE/l D/PaPCQPazgLQd2HDKY1hZgZoc+ou+JYApWbXGNnJoDnfvFjTfmHJ+cyk5D4H5JRmadR KzFQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=mMCTAXA1; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=xCGUMw6kO3RR1r3E0oYpUyJClfdl7UpbS6AF1vZVF0g=; b=mqllzQNg1yD9VgLulywHsM/Wj0Cbg3YqFaFXT7v/9ETkuGDo1Jpd0PmW4B2tzcQ5ic Njd+yf4TiewG6MTueZKCnDWpRBSkCkE62MvzZOpbLAwJdfdJnnIdaqMIrDSDuBrIwQVY ClDCagAymzjt79FoCR2KmYhl9PegJSKqcWAV0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=xCGUMw6kO3RR1r3E0oYpUyJClfdl7UpbS6AF1vZVF0g=; b=tHg7VTYpP1fbrU8+NwgT+IVQOAidAO6+uJKx0txnToEiYw8HoUQSY4bohzGhCM1MOt U2k2vltO+gUBU+3JJ6b4PQUHkXOre7A4j3W5ebUPb5FFZzKKiDva0RxgiPaIR6kodOFw 0dO/G8RyEJA+A8fVdwAXY8nRm9C9mQyfsIiJw5uu0fbqQWrjc+b0ZaO86TFaQB2zCiZC ZEZdix9yecb8QLzMol7ImjlOg3piMZ8l7f8V5jjXoP5xeagd4yZuKKW30dCTYyQ0K7zC n+PU4cljE9sGQ2OUJfYb6UqRUct7fQv/FZDaYvntUhBHegtBf+NsNnrJjx9burLK8egw qItA== X-Gm-Message-State: AOAM531kh/fcOXMugZxCe9ks936fl+tX+qed1lq85DEXOQpufz568hKJ h6MhYHVSLAf3v52VHL2j6ECRTZfF X-Google-Smtp-Source: ABdhPJwmW5OJL+Q8UyQgmwQQtwG3p/+W7xJWEL+0bc7WxkQu72cadl8Kf4SfSd6nJB3UBk3E8pisvQ== X-Received: by 2002:a63:bf4a:: with SMTP id i10mr423588pgo.196.1636997932850; Mon, 15 Nov 2021 09:38:52 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:902:cec3:: with SMTP id d3ls9672406plg.1.gmail; Mon, 15 Nov 2021 09:38:52 -0800 (PST) X-Received: by 2002:a17:90a:e40f:: with SMTP id hv15mr325981pjb.5.1636997932052; Mon, 15 Nov 2021 09:38:52 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1636997932; cv=none; d=google.com; s=arc-20160816; b=VpQBQJTXEXPC8ll9nQm3OSr7oroY6dwNArFtHMv2xenNVwa6UfEzliifaGOUm8bCJz LZd67nBAmwdl/7S6LgY59tRF12eRndGn11abYP8pSzFlOHaVWBNBa2TtNkl3bdDRpYaA ZXKpYK9GU/NnxPBKHXEwsG5Ik/1z+r/Y5wzbtKgGad+Z6THJ156g1rFuBIlne0VSnctx Kgr79vN3ddRBTeAi23CpAPok0NngAE8HeD6owJNETjyjHfzR9HUfiFJEHf+t4+gANvYy AIULEHxXM3wVjIYmquNNtEhrMTQyKNX1OK6GPM8Woh633TYj9HTdDQQgwfL884qtV9Jl JPTg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=1SfKRjuc8uRVjDHDYDbJ2XlFt4nsY6c1BbPRGNcvs14=; b=W0fYFSuttg9sYMWU3C/qasJD1klAtgZlErtc8b5FaEryZHZtPdhGOTH6kTp9atmrHY tjgemYvmasJZbZUakmELI12E2qV5FPC+jCddM+3Xc3zpRNw7NJ4/NV6Zvi08EfHFff2k mwxNyd6eJfHn9UQfE9EPwWG8TFxxTc6fFQ6JDKFLYF4DaFWYAXWKG521Cn2mjIz8pioA 8+DYjZ84OBQRO3HHLv2TCRKuypysFSuPJx7yv9Z1x0a9Y9Icd3hrLh1BiYDRIx7gkJXY frJMnrY/twkKla7RIqbwIZ8n9gCs04p7ti/yC/cqIjPph7GQb5+r+QNG9mrTh5/kU0JE WG1Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=mMCTAXA1; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id g22sor7009557pfc.30.2021.11.15.09.38.52 for (Google Transport Security); Mon, 15 Nov 2021 09:38:52 -0800 (PST) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a05:6a00:a14:b0:4a0:945:16fa with SMTP id p20-20020a056a000a1400b004a0094516famr34766545pfh.9.1636997931711; Mon, 15 Nov 2021 09:38:51 -0800 (PST) Received: from localhost.localdomain ([2405:201:c00a:a0a9:fca:71d4:9b35:5e9b]) by smtp.gmail.com with ESMTPSA id h6sm16242863pfi.174.2021.11.15.09.38.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 15 Nov 2021 09:38:51 -0800 (PST) From: Jagan Teki To: Kever Yang Cc: u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH v2 3/3] engicam: px30: Add Engicam PX30.Core C.TOUCH 2.0 10.1" OF Date: Mon, 15 Nov 2021 23:08:21 +0530 Message-Id: <20211115173821.104038-3-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211115173821.104038-1-jagan@amarulasolutions.com> References: <20211115173821.104038-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=mMCTAXA1; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , PX30.Core is an EDIMM SOM based on Rockchip PX30 from Engicam. C.TOUCH 2.0 is a general purpose carrier board with capacitive touch interface support. 10.1" OF is a capacitive touch 10.1" Open Frame panel solutions. PX30.Core needs to mount on top of C.TOUCH 2.0 carrier with pluged 10.1" OF for creating complete PX30.Core C.TOUCH 2.0 10.1" Open Frame. Add support for it. Signed-off-by: Jagan Teki Reviewed-by: Kever Yang --- Changes for v2: - none arch/arm/dts/Makefile | 1 + arch/arm/mach-rockchip/px30/Kconfig | 8 ++ board/engicam/px30_core/MAINTAINERS | 6 + configs/px30-core-ctouch2-of10-px30_defconfig | 108 ++++++++++++++++++ 4 files changed, 123 insertions(+) create mode 100644 configs/px30-core-ctouch2-of10-px30_defconfig diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile index 57a33d0bc4..95465d1dac 100644 --- a/arch/arm/dts/Makefile +++ b/arch/arm/dts/Makefile @@ -79,6 +79,7 @@ dtb-$(CONFIG_ROCKCHIP_PX30) += \ px30-evb.dtb \ px30-firefly.dtb \ px30-engicam-px30-core-ctouch2.dtb \ + px30-engicam-px30-core-ctouch2-of10.dtb \ px30-engicam-px30-core-edimm2.2.dtb \ rk3326-odroid-go2.dtb diff --git a/arch/arm/mach-rockchip/px30/Kconfig b/arch/arm/mach-rockchip/px30/Kconfig index aa5cc471ee..145bf3591f 100644 --- a/arch/arm/mach-rockchip/px30/Kconfig +++ b/arch/arm/mach-rockchip/px30/Kconfig @@ -27,6 +27,14 @@ config TARGET_PX30_CORE * PX30.Core needs to mount on top of CTOUCH2.0 for creating complete PX30.Core C.TOUCH Carrier board. + PX30.Core CTOUCH2-OF10: + * PX30.Core is an EDIMM SOM based on Rockchip PX30 from Engicam. + * CTOUCH2.0 is a general purpose Carrier board with capacitive + touch interface support. + * 10.1" OF is a capacitive touch 10.1" Open Frame panel solutions. + * PX30.Core needs to mount on top of C.TOUCH 2.0 carrier with pluged + 10.1" OF for creating complete PX30.Core C.TOUCH 2.0 10.1" Open Frame. + config ROCKCHIP_BOOT_MODE_REG default 0xff010200 diff --git a/board/engicam/px30_core/MAINTAINERS b/board/engicam/px30_core/MAINTAINERS index b87ca22207..77f0c2dba5 100644 --- a/board/engicam/px30_core/MAINTAINERS +++ b/board/engicam/px30_core/MAINTAINERS @@ -4,6 +4,12 @@ M: Suniel Mahesh S: Maintained F: configs/px30-core-ctouch2-px30_defconfig +PX30-Core-CTOUCH2.0-OF10 +M: Jagan Teki +M: Suniel Mahesh +S: Maintained +F: configs/px30-core-ctouch2-of10-px30_defconfig + PX30-Core-EDIMM2.2 M: Jagan Teki M: Suniel Mahesh diff --git a/configs/px30-core-ctouch2-of10-px30_defconfig b/configs/px30-core-ctouch2-of10-px30_defconfig new file mode 100644 index 0000000000..664c9774eb --- /dev/null +++ b/configs/px30-core-ctouch2-of10-px30_defconfig @@ -0,0 +1,108 @@ +CONFIG_ARM=y +CONFIG_SKIP_LOWLEVEL_INIT=y +CONFIG_ARCH_ROCKCHIP=y +CONFIG_SYS_TEXT_BASE=0x00200000 +CONFIG_SYS_MALLOC_F_LEN=0x2000 +CONFIG_SPL_LIBCOMMON_SUPPORT=y +CONFIG_SPL_LIBGENERIC_SUPPORT=y +CONFIG_NR_DRAM_BANKS=1 +CONFIG_DEFAULT_DEVICE_TREE="px30-engicam-px30-core-ctouch2-of10" +CONFIG_SPL_TEXT_BASE=0x00000000 +CONFIG_ROCKCHIP_PX30=y +CONFIG_TARGET_PX30_CORE=y +CONFIG_DEBUG_UART_CHANNEL=1 +CONFIG_TPL_LIBGENERIC_SUPPORT=y +CONFIG_SPL_DRIVERS_MISC=y +CONFIG_SPL_STACK_R_ADDR=0x600000 +CONFIG_DEBUG_UART_BASE=0xFF160000 +CONFIG_DEBUG_UART_CLOCK=24000000 +CONFIG_DEBUG_UART=y +CONFIG_TPL_SYS_MALLOC_F_LEN=0x600 +CONFIG_SYS_LOAD_ADDR=0x800800 +# CONFIG_ANDROID_BOOT_IMAGE is not set +CONFIG_FIT=y +CONFIG_FIT_VERBOSE=y +CONFIG_SPL_LOAD_FIT=y +CONFIG_DEFAULT_FDT_FILE="rockchip/px30-engicam-px30-core-ctouch2-of10.dtb" +# CONFIG_CONSOLE_MUX is not set +# CONFIG_DISPLAY_CPUINFO is not set +CONFIG_DISPLAY_BOARDINFO_LATE=y +CONFIG_MISC_INIT_R=y +CONFIG_SPL_BOOTROM_SUPPORT=y +# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set +CONFIG_SPL_STACK_R=y +# CONFIG_TPL_BANNER_PRINT is not set +CONFIG_SPL_ATF=y +# CONFIG_TPL_FRAMEWORK is not set +# CONFIG_CMD_BOOTD is not set +# CONFIG_CMD_ELF is not set +# CONFIG_CMD_IMI is not set +# CONFIG_CMD_XIMG is not set +# CONFIG_CMD_LZMADEC is not set +# CONFIG_CMD_UNZIP is not set +CONFIG_CMD_GPT=y +# CONFIG_CMD_LOADB is not set +# CONFIG_CMD_LOADS is not set +CONFIG_CMD_MMC=y +CONFIG_CMD_USB=y +CONFIG_CMD_USB_MASS_STORAGE=y +# CONFIG_CMD_ITEST is not set +# CONFIG_CMD_SETEXPR is not set +# CONFIG_SPL_DOS_PARTITION is not set +# CONFIG_ISO_PARTITION is not set +CONFIG_EFI_PARTITION_ENTRIES_NUMBERS=64 +CONFIG_SPL_OF_CONTROL=y +CONFIG_OF_LIVE=y +CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents" +CONFIG_ENV_IS_IN_MMC=y +CONFIG_SYS_RELOC_GD_ENV_ADDR=y +CONFIG_REGMAP=y +CONFIG_SPL_REGMAP=y +CONFIG_SYSCON=y +CONFIG_SPL_SYSCON=y +CONFIG_CLK=y +CONFIG_SPL_CLK=y +CONFIG_FASTBOOT_BUF_ADDR=0x800800 +CONFIG_FASTBOOT_BUF_SIZE=0x04000000 +CONFIG_ROCKCHIP_GPIO=y +CONFIG_SYS_I2C_ROCKCHIP=y +CONFIG_MISC=y +CONFIG_ROCKCHIP_OTP=y +CONFIG_MMC_DW=y +CONFIG_MMC_DW_ROCKCHIP=y +CONFIG_PHY_REALTEK=y +CONFIG_DM_ETH=y +CONFIG_ETH_DESIGNWARE=y +CONFIG_GMAC_ROCKCHIP=y +CONFIG_PINCTRL=y +CONFIG_DM_PMIC=y +CONFIG_PMIC_RK8XX=y +CONFIG_REGULATOR_PWM=y +CONFIG_DM_REGULATOR_FIXED=y +CONFIG_REGULATOR_RK8XX=y +CONFIG_PWM_ROCKCHIP=y +CONFIG_RAM=y +CONFIG_SPL_RAM=y +CONFIG_TPL_RAM=y +CONFIG_ROCKCHIP_SDRAM_COMMON=y +CONFIG_DM_RESET=y +CONFIG_DM_RNG=y +CONFIG_RNG_ROCKCHIP=y +# CONFIG_SPECIFY_CONSOLE_INDEX is not set +CONFIG_DEBUG_UART_SHIFT=2 +CONFIG_DEBUG_UART_SKIP_INIT=y +CONFIG_SOUND=y +CONFIG_SYSRESET=y +CONFIG_DM_THERMAL=y +CONFIG_USB=y +CONFIG_USB_EHCI_HCD=y +CONFIG_USB_EHCI_GENERIC=y +CONFIG_USB_GADGET=y +CONFIG_USB_GADGET_DWC2_OTG=y +CONFIG_DM_VIDEO=y +CONFIG_DISPLAY=y +CONFIG_LCD=y +CONFIG_SPL_TINY_MEMSET=y +CONFIG_TPL_TINY_MEMSET=y +CONFIG_LZO=y +CONFIG_ERRNO_STR=y