From patchwork Wed Mar 16 14:57:03 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manoj Sai X-Patchwork-Id: 1870 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pf1-f198.google.com (mail-pf1-f198.google.com [209.85.210.198]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id DA5E93FA0F for ; Wed, 16 Mar 2022 15:57:15 +0100 (CET) Received: by mail-pf1-f198.google.com with SMTP id t134-20020a62788c000000b004e1367caccasf1933064pfc.14 for ; Wed, 16 Mar 2022 07:57:15 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1647442634; cv=pass; d=google.com; s=arc-20160816; b=HDrBWT429Po2KIWWJ8JhOl1Yl8COXPDbv94bpV4NMoocOQCVlihPixeBvkOWnteBxm Tl8undXklSCTJ++kJDbLt7QGJx381dbP5T07hcwzqsSZU0lNeUf7ahyrOVjXLqeibNoW lTE/j34n3VH1C2Sku/Zvko8+lmsGUBr88jkNd6/5RlR5XdDl/5LI5Cj+LsKjr8Wbtvk4 hgbFs0ujL2y1ccl461kYzwbtAAg3apbq0VM93MImPzGX+HuTiCj/ByzLzktkSooaQF46 Ok/eGoiJtbbBz/ym/gxp6cPZtQms+LrAEM/y6i8BPT+xE1s8PHpstPmWOrqBS8MoWIHw 2l6g== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:references:in-reply-to:message-id:date :subject:cc:to:from:mime-version:dkim-signature; bh=IpreLEi+z6jL7NVh4VGVboLFxY82gvXTeN7hzzXfGBw=; b=RRMxyeSKF1HEgwBzl1Pdx0wgqkFz0JX4tdCZu54jweR0xmfO9Q+M+VDxpPRNaRDjnF F0ZT1y04WepoTON+Rd/yhYKcOlWx3JbSu8tfv32G68bFoUsezVWJSVRpHGZt+ba9mClj fMPTsjfXLn01OjnIdLFYiX74RqK9Sbl81TuytzWbZm0zmN8A41GWPOfszvLXpi4V7jdM kObreUcMvY+koBj0/VeecSAXCqwkddfxyHOgm2Va4rTSLuEAIBnzm6HYEl72GSaseL1O Ia6CIxc55CpqXur8dAUwKGQ/LHilbn1Nil7BZ5ci73SgVuokjg+8/uoDt7l3LTqKjYmn OK6g== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=IXW3m6Rq; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=mime-version:from:to:cc:subject:date:message-id:in-reply-to :references:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=IpreLEi+z6jL7NVh4VGVboLFxY82gvXTeN7hzzXfGBw=; b=Iy3IWNnzbDXJ4M0HrH23nOkRU/7Jj4AuOb+B4kdoKK95FjyhaKxn9OmeKHFClWUDUs 0d+b4BlOceDteHd0fMzUrxMlRaNfG1zkEPDDOjx8dVm47HGGPxi15mVHEuj7WSOJxiZ0 jEtnDmXHHc6LIst2Kfh/zmMt6NCMfQ3e93qHo= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:mime-version:from:to:cc:subject:date:message-id :in-reply-to:references:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=IpreLEi+z6jL7NVh4VGVboLFxY82gvXTeN7hzzXfGBw=; b=rFHAy5OlN69YpgOsbxhpAGyj92g9DOsU8eo+r3Wg9Qk1fLvXbxAcxfo7rY915t6Smk LwsIfRKZohSLQ+Rf55K6TyM53f3iBvUcG6e7srDwirZsi0HqolAILl4xpY239U428N1c ACOW8QJgKqbUk4H/RJGmPAJUYqirxKFJcv1kBKH6yvcziIPNEff3YmGFGFa7iUuLRItt mdFYTU384nFon2LS4Ns3zoFA8pX8+Ci+xjNFNPZiSMSI2icW9lqt+h21w4P3XHq2nBX6 Hctl1XhqpP+K3x43ggII/djHivx/SVNssKXxwdRS2CBIV05BTR5Asxyrronb3iDmmkZy kPwg== X-Gm-Message-State: AOAM530yCicWlXpnlRsdf6QgXKpnR15GvIQuoyRkooY6kXevWbfHpGyi fTu7/nVaPRDo8DBk6ihovBqdLGGI X-Google-Smtp-Source: ABdhPJxUBLYPg4y3BbqEp/CHODmbl4XIzUJ1woqcUJbCjQ7lr94vScXs8DQWPyUlyxLkkRaWSL4PgA== X-Received: by 2002:a17:90a:9294:b0:1b9:48e9:a030 with SMTP id n20-20020a17090a929400b001b948e9a030mr10585237pjo.200.1647442634647; Wed, 16 Mar 2022 07:57:14 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:902:d483:b0:153:ae58:cc5a with SMTP id c3-20020a170902d48300b00153ae58cc5als1987871plg.4.gmail; Wed, 16 Mar 2022 07:57:14 -0700 (PDT) X-Received: by 2002:a17:902:ea09:b0:151:f547:90a with SMTP id s9-20020a170902ea0900b00151f547090amr33883185plg.63.1647442633976; Wed, 16 Mar 2022 07:57:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1647442633; cv=none; d=google.com; s=arc-20160816; b=n8xy5q5vSCgYAvb57detyLDyqoHdty/LnD9aBo1d4wHHhg5dPZkyUQZBqgf6fiJdNE Q6eW8XXtGNAWikpM5x1oHE+LkDp1m/fMTAc2sdRM+60ebMa2W239y2/30Jf5XavtXN4u SaFuNSr8P1Jy9BfjykIoKhOUP/VClovqOXTrkUcPk3Ns3i79o6ojZrCWGSWsHHzb27bg XMNFrxrkJ6I8QwPYM7+hCQxPSnfm6CrYZgf0skUFsfcYnL/m6Gn5gkkGct3nkv3uuXI+ QygjP+u6T+YUv4wZDmixbehE5cZztao/+uC1lCXp71uEDcb1iu6XqtTsKKkcijGGWWyG waMA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=+IxxX8Noq+HPvYVyyxAn2AIn5E7xEPQktxWyosWSEfI=; b=z9TEDBv/MJvrR+3SpHxFidMSE4LMz+66fjvF7Iv3oLpy44b42RmetvMl0gVq84wraP X8D6RwZJH8UF7JrXMWVGJ1ThAct73Lp5SYrNcmI9LDc/yoDCKdSLrhBnKURlHeLfBGmD 4O39QIRhi89glB4N+pSgb3bwvCiEalRSY/bA9GPq4WrIGgkF91DkVdrdHQrsLwBccaTc P+JUPQcnUlp3VrRY9gH+tJ2sPN/bMir7ZojiQReE1VtZHEiMbc/K62pVPLZJX8XOiztd 2aggq+eaR7UPxexebbReWm5ZqTRece6JhbzFucPutwY990RI/aW8AecTgAex2kM5eiq+ Y56Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=IXW3m6Rq; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a13-20020a056a001d0d00b004f65e8a698fsor9733795pfx.47.2022.03.16.07.57.13 for (Google Transport Security); Wed, 16 Mar 2022 07:57:13 -0700 (PDT) Received-SPF: pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a05:6a00:194c:b0:4f7:8a93:e814 with SMTP id s12-20020a056a00194c00b004f78a93e814mr2443pfk.77.1647442633640; Wed, 16 Mar 2022 07:57:13 -0700 (PDT) Received: from localhost.localdomain ([183.83.137.38]) by smtp.gmail.com with ESMTPSA id k4-20020a17090a910400b001bd171c7fd4sm6706846pjo.25.2022.03.16.07.57.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 16 Mar 2022 07:57:13 -0700 (PDT) From: Manoj Sai To: Michael Nazzareno Trimarchi , Jagan Teki , Suniel Mahesh Cc: linux-amarula@amarulasolutions.com, Manoj Sai Subject: [PATCH 2/3] arm64: dts: imx8mp: Add Engicam i.Core MX8M Plus SoM Date: Wed, 16 Mar 2022 20:27:03 +0530 Message-Id: <20220316145704.11810-2-abbaraju.manojsai@amarulasolutions.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20220316145704.11810-1-abbaraju.manojsai@amarulasolutions.com> References: <20220316145704.11810-1-abbaraju.manojsai@amarulasolutions.com> X-Original-Sender: abbaraju.manojsai@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=IXW3m6Rq; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , i.Core MX8M Plus is an EDIMM SoM based on NXP i.MX8M Plus from Engicam. General features: - NXP i.MX8M Plus - Up to 4GB LDDR4 - 8 eMMC - Gigabit Ethernet - USB 3.0, 2.0 Host/OTG - PCIe 3.0 interface - I2S - LVDS - rest of i.MX8M Plus features i.Core MX8M Plus needs to mount on top of Engicam baseboards for creating complete platform solutions. Add support for it. Signed-off-by: Manoj Sai --- .../dts/freescale/imx8mp-icore-mx8mp.dtsi | 221 ++++++++++++++++++ 1 file changed, 221 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi diff --git a/arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi new file mode 100644 index 000000000000..db420e5d567a --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi @@ -0,0 +1,221 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2018 NXP + * Copyright (c) 2019 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/ { + compatible = "engicam,icore-mx8mp", "fsl,imx8mp"; +}; + +&A53_0 { + cpu-supply = <&buck2_reg>; +}; + +&A53_1 { + cpu-supply = <&buck2_reg>; +}; + +&A53_2 { + cpu-supply = <&buck2_reg>; +}; + +&A53_3 { + cpu-supply = <&buck2_reg>; +}; + +&clk { + init-on-array = ; +}; + +/* EMMC */ +&usdhc3 { + pinctrl-names = "default", "state_100mhz", "state_200mhz"; + pinctrl-0 = <&pinctrl_usdhc3>; + pinctrl-1 = <&pinctrl_usdhc3_100mhz>; + pinctrl-2 = <&pinctrl_usdhc3_200mhz>; + bus-width = <8>; + non-removable; + status = "okay"; +}; + +&i2c1 { + clock-frequency = <100000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c1>; + status = "okay"; + + pmic: pca9450@25 { + reg = <0x25>; + compatible = "nxp,pca9450c"; + /* PMIC PCA9450 PMIC_nINT GPIO1_IO3 */ + pinctrl-0 = <&pinctrl_pmic>; + //gpio_intr = <&gpio1 3 GPIO_ACTIVE_LOW>; + interrupt-parent = <&gpio3>; + interrupts = <1 GPIO_ACTIVE_LOW>; + + regulators { + #address-cells = <1>; + #size-cells = <0>; + + pca9450,pmic-buck2-uses-i2c-dvs; + /* Run/Standby voltage */ + pca9450,pmic-buck2-dvs-voltage = <950000>, <850000>; + + buck1_reg: regulator@0 { + reg = <0>; + regulator-compatible = "buck1"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <2187500>; + regulator-boot-on; + regulator-always-on; + regulator-ramp-delay = <3125>; + }; + + buck2_reg: regulator@1 { + reg = <1>; + regulator-compatible = "buck2"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <2187500>; + regulator-boot-on; + regulator-always-on; + regulator-ramp-delay = <3125>; + }; + + buck4_reg: regulator@3 { + reg = <3>; + regulator-compatible = "buck4"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + buck5_reg: regulator@4 { + reg = <4>; + regulator-compatible = "buck5"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + buck6_reg: regulator@5 { + reg = <5>; + regulator-compatible = "buck6"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo1_reg: regulator@6 { + reg = <6>; + regulator-compatible = "ldo1"; + regulator-min-microvolt = <1600000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo2_reg: regulator@7 { + reg = <7>; + regulator-compatible = "ldo2"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <1150000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo3_reg: regulator@8 { + reg = <8>; + regulator-compatible = "ldo3"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo4_reg: regulator@9 { + reg = <9>; + regulator-compatible = "ldo4"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo5_reg: regulator@10 { + reg = <10>; + regulator-compatible = "ldo5"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + }; + }; + }; +}; + +&iomuxc { + pinctrl_i2c1: i2c1grp { + fsl,pins = < + MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL 0x400001c3 + MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA 0x400001c3 + >; + }; + + pinctrl_pmic: pmicirq { + fsl,pins = < + MX8MP_IOMUXC_NAND_CE0_B__GPIO3_IO01 0x41 + >; + }; + + pinctrl_usdhc3: usdhc3grp { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x190 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d0 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d0 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d0 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d0 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d0 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d0 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d0 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d0 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d0 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x190 + >; + }; + + pinctrl_usdhc3_100mhz: usdhc3grp-100mhz { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x194 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d4 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d4 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d4 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d4 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d4 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d4 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d4 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d4 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d4 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x194 + >; + }; + pinctrl_usdhc3_200mhz: usdhc3grp-200mhz { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x196 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d6 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d6 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d6 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d6 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d6 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d6 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d6 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d6 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d6 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x196 + >; + }; +}; + +