From patchwork Wed Mar 16 14:57:04 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manoj Sai X-Patchwork-Id: 1871 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pg1-f199.google.com (mail-pg1-f199.google.com [209.85.215.199]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 3A09B3FA0F for ; Wed, 16 Mar 2022 15:57:18 +0100 (CET) Received: by mail-pg1-f199.google.com with SMTP id 196-20020a6307cd000000b0038027886594sf263724pgh.4 for ; Wed, 16 Mar 2022 07:57:18 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1647442637; cv=pass; d=google.com; s=arc-20160816; b=OpZAxSBD6Vd187MEgS+aMhGETIaydxM54mlcQyaxnwwCnZpnQxrilWt0uxrbZ3YMwq snfLHCMd4+o05meCUNPfWYnj56k98Ux6eTOe/8mAh+qqR2x71i17/QkVNd+YmdFz/Z8Q 9rXnPCITeU/Jw8wAxGXqMFDTYYwhdVChaCN7BRwajPH8AM1OzqeOn5A/vf18Soly/Q9v VTntAoAwdKNeRKWpdQKKIvl6WdrzejbPFxw6aE6qU3VZ9hFAKvCf7sC0Tg/maXysxKGa oGtprYy3I/plckiNBs4Ybe+BeWd+pH7OmUBeaS/8z2h0LhKx4EYeLWpc9fdCdwo7KO7O WYlw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:references:in-reply-to:message-id:date :subject:cc:to:from:mime-version:dkim-signature; bh=jhFQvw8E/v+5ju0WfcTtwaifwoYv6QBkFlxvKrQwJcM=; b=olWxXniEhrmDYGgP8s5PG/CVY67ChfzqQedG6xWGis5CVe6m/XYRhCucLsYtmUuV4D iLCgZ9JrpwNLlJbPcDNouxNsibq8+mMnfNeGr6b6gxogCDu7jUNcrgp0+ZEUhHJ/y0TD +lIL8buHQgAOHgSVYlZD+HnPjzVRMPmsfj1Ha4Z4EHOlVvdKiakWC5W2eM7MOX6BjHj+ yCEeM1qBbRJxDol9YyeN4L+z+mIJ58aH07ylj4VihTaLkoiliSepKJFf9FaknmabP9RJ DZC72ra74OM1Pzx1CN8sKf+9S7PiKTHKUogaF9LxLGyXn7FcL6WbWeSmm4/kxzYGXlnW XJeA== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=adpqQjZE; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=mime-version:from:to:cc:subject:date:message-id:in-reply-to :references:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=jhFQvw8E/v+5ju0WfcTtwaifwoYv6QBkFlxvKrQwJcM=; b=cvp15KOYVBIfYv4VzE1maauN/dR5twnc0lZS92QdiyIBPj+CKDsnGKgsBETeKtDKDQ lpCUQTye8YIyaLZ5KIOvJPptd1zNFXcvqTxFYIevtQRjTYSsnVDADQSgKR1dXGEBamRe DOpeY7Xcz86IbtFtUlsQMcQtthJP7Y2B2w2P4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:mime-version:from:to:cc:subject:date:message-id :in-reply-to:references:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=jhFQvw8E/v+5ju0WfcTtwaifwoYv6QBkFlxvKrQwJcM=; b=ipvKkT3DBq/Tzus4aGdStfevRNVVgIkCUCo6ib9xLLfTXWNoO5ynnbpaZsdBK3E2nk a6aAtFV5wzR8gDDM4UYpuTZkWc1M/xjUrH/0AzyeJjX7g559x8uBY+aPaegRFy+zxHjW levKnhQpzItYD3dIIifzBO4y9MtT54OVhRWAaXl+gUmZzHRZk2Pbc3FJRCcfGSWEW5eY sXJDXhb+H9UtCNPoj8DAuBYCzhERIM5+ZTn6NClOQGovltZdCr9Pa85zuXOMvkdvyBAJ IeSHHlDvjvuP4ypc9n9VXkqKWxMQkGr9Bna/m9u+TCS1EQxs9LuKA1QM/qYee1p4b6Mh qhMw== X-Gm-Message-State: AOAM533UBX/ep6lUqwjd7p3VZdMYC2y91uwGZmih2TSGF/gEScu6mGtc oa1GtJEhe3h0+JfErZWxTlFrE8IL X-Google-Smtp-Source: ABdhPJyMdA0aThVQx3J8YorN/7IOgEe0E6hlaGCAwYk9mSnNm5NrZoP/UILDj5PbOwFFXvMvZ5BE8g== X-Received: by 2002:a17:902:f785:b0:14d:d2b6:b7c with SMTP id q5-20020a170902f78500b0014dd2b60b7cmr33244033pln.68.1647442637049; Wed, 16 Mar 2022 07:57:17 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a63:318c:0:b0:37c:926d:3fc3 with SMTP id x134-20020a63318c000000b0037c926d3fc3ls1163222pgx.8.gmail; Wed, 16 Mar 2022 07:57:16 -0700 (PDT) X-Received: by 2002:a62:840b:0:b0:4fa:31ae:7739 with SMTP id k11-20020a62840b000000b004fa31ae7739mr119577pfd.6.1647442636382; Wed, 16 Mar 2022 07:57:16 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1647442636; cv=none; d=google.com; s=arc-20160816; b=KO/cjgNSHd5JlnZiXPomOL04WV+j17iiZvzFjMSWITOzGmYngpgDBalF4EuGcr41Gu P0Fk5fmfIQapxur309lUwhnvcxVQuvlqOqNOSwJ0FRATGHb7a/KHBg6ZT6XOvh5hq4vd V3hzB2HwV2vUaRVSYIOuzeDDLkoVe+WCupObkDvbm0H3X/Mhc2VbjkzPYtgqxaC1VZa6 3bJUaNE9wyVGaCRPYuz7RZAp7dKM2Jp172wGIk/COpKKRQCMIJ/3smlrMhJeGRvP6X/i NDYxOzuY/k1JgvggH+ZZbG/t6ZcXXNvQ6TucOYo3POiSJNkFRx18OW6sKoUpccSVjl3F eKFQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=IKzFRc8s0PDn/+41Rb2F8tsafFTeju3CtbT8PWg2hlg=; b=UHNkDI6Ao4ObNq37LXdgi+jq6zj1ACOMptWWIpA8Ov83lh2W0siBZzl9nG4zOF2vCk G7DEmiOruawVAV+LPEn+k7OEvxTEvct3diA1C0wsQpE+6kdovsYUnaXnnm1NJhZyWMrr JdlfZULxRIDGv33I3MUmRdsknLUn8e3G2ey2AAo7OSEErps4zQQq/+vKtRKKwRlTUY2N G0fczCLVeaYg7EGfy9Ok5Ezn37aw4fJKEEDl2W56xK7JPgoMuPxLJJcbbw5qnIIwm8ta FrEzf4GckIpq7MxRL5sVO0v+Xy6JCC8uiDs50784+uiiwP/f5Owg3GlJ+XUCvVBP+Lzg 1X4Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=adpqQjZE; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id w4-20020a170902e88400b0014fe92899e1sor7942466plg.145.2022.03.16.07.57.16 for (Google Transport Security); Wed, 16 Mar 2022 07:57:16 -0700 (PDT) Received-SPF: pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:903:32cd:b0:153:9c6a:575d with SMTP id i13-20020a17090332cd00b001539c6a575dmr367834plr.3.1647442636079; Wed, 16 Mar 2022 07:57:16 -0700 (PDT) Received: from localhost.localdomain ([183.83.137.38]) by smtp.gmail.com with ESMTPSA id k4-20020a17090a910400b001bd171c7fd4sm6706846pjo.25.2022.03.16.07.57.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 16 Mar 2022 07:57:15 -0700 (PDT) From: Manoj Sai To: Michael Nazzareno Trimarchi , Jagan Teki , Suniel Mahesh Cc: linux-amarula@amarulasolutions.com, Manoj Sai Subject: [PATCH 3/3] arm64: dts: imx8mp: Add Engicam i.Core MX8M Plus EDIMM2.2 Starter Kit Date: Wed, 16 Mar 2022 20:27:04 +0530 Message-Id: <20220316145704.11810-3-abbaraju.manojsai@amarulasolutions.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20220316145704.11810-1-abbaraju.manojsai@amarulasolutions.com> References: <20220316145704.11810-1-abbaraju.manojsai@amarulasolutions.com> X-Original-Sender: abbaraju.manojsai@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=adpqQjZE; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Engicam EDIMM2.2 Starter Kit is an EDIMM 2.2 Form Factor Capacitive Evaluation Board. Genaral features: - LCD 7" C.Touch - microSD slot - Ethernet 1Gb - Wifi/BT - 2x LVDS Full HD interfaces - 3x USB 2.0 - 1x USB 3.0 - HDMI Out - Plus PCIe - MIPI CSI - 2x CAN - Audio Out i.Core MX8M Plus is an EDIMM SoM based on NXP i.MX8M Plus from Engicam. i.Core MX8M Plus needs to mount on top of this Evaluation board for creating complete i.Core MX8M Plus EDIMM2.2 Starter Kit. Add support for it. Signed-off-by: Manoj Sai --- arch/arm64/boot/dts/freescale/Makefile | 1 + .../freescale/imx8mp-icore-mx8mp-edimm2.2.dts | 231 ++++++++++++++++++ 2 files changed, 232 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp-edimm2.2.dts diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile index 7f51b537df40..66985eae4942 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -77,6 +77,7 @@ dtb-$(CONFIG_ARCH_MXC) += imx8mn-tqma8mqnl-mba8mx.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mn-var-som-symphony.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mn-venice-gw7902.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mp-evk.dtb +dtb-$(CONFIG_ARCH_MXC) += imx8mp-icore-mx8mp-edimm2.2.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mp-phyboard-pollux-rdk.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mq-evk.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mq-hummingboard-pulse.dtb diff --git a/arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp-edimm2.2.dts b/arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp-edimm2.2.dts new file mode 100644 index 000000000000..6c89fdf94f65 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp-edimm2.2.dts @@ -0,0 +1,231 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2018 NXP + * Copyright (c) 2019 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/dts-v1/; + +#include "imx8mp.dtsi" +#include "imx8mp-icore-mx8mp.dtsi" +#include + +/ { + model = "Engicam i.Core MX8M Plus EDIMM2.2 Starter Kit"; + compatible = "engicam,icore-mx8mp-edimm2.2", "engicam,icore-mx8mp", + "fsl,imx8mp"; + chosen { + stdout-path = &uart2; + }; + + reg_usdhc2_vmmc: regulator-usdhc2 { + compatible = "regulator-fixed"; + regulator-name = "VSD_3V3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>; + enable-active-high; + startup-delay-us = <100>; + off-on-delay-us = <12000>; + }; + + reg_usb1_host_vbus: regulator-usb1-vbus { + compatible = "regulator-fixed"; + regulator-name = "usb1_host_vbus"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_usb1_vbus>; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + gpio = <&gpio1 14 GPIO_ACTIVE_HIGH>; + enable-active-high; + regulator-always-on; + }; +}; + +/* Ethernet */ +&eqos { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_eqos>; + phy-mode = "rgmii-id"; + phy-handle = <ðphy0>; + status = "okay"; + + mdio { + compatible = "snps,dwmac-mdio"; + #address-cells = <1>; + #size-cells = <0>; + + ethphy0: ethernet-phy@7 { + compatible = "ethernet-phy-ieee802.3-c22"; + reg = <7>; + eee-broken-1000t; + }; + }; +}; + +/* console */ +&uart2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_uart2>; + status = "okay"; +}; + +/* RS485 */ +&uart3 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_uart3>; + assigned-clocks = <&clk IMX8MP_CLK_UART3>; + assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>; + fsl,uart-has-rtscts; + status = "okay"; +}; + +&usb3_phy0 { + status = "okay"; +}; + +&usb3_0 { + status = "okay"; +}; + +&usb_dwc3_0 { + dr_mode = "host"; + status = "okay"; +}; + +&usb3_phy1 { + status = "okay"; +}; + +&usb3_1 { + status = "okay"; +}; + +&usb_dwc3_1 { + dr_mode = "host"; + status = "okay"; +}; + +/* SDCARD */ +&usdhc2 { + pinctrl-names = "default", "state_100mhz", "state_200mhz"; + pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>; + pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>; + cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>; + vmmc-supply = <®_usdhc2_vmmc>; + no-1-8-v; + bus-width = <4>; + status = "okay"; +}; + +&i2c3 { + clock-frequency = <100000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c3>; + status = "okay"; +}; + +&iomuxc { + pinctrl_eqos: eqosgrp { + fsl,pins = < + MX8MP_IOMUXC_ENET_MDC__ENET_QOS_MDC 0x3 + MX8MP_IOMUXC_ENET_MDIO__ENET_QOS_MDIO 0x3 + MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0 0x91 + MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1 0x91 + MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2 0x91 + MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3 0x91 + MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK 0x91 + MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL 0x91 + MX8MP_IOMUXC_ENET_TD0__ENET_QOS_RGMII_TD0 0x1f + MX8MP_IOMUXC_ENET_TD1__ENET_QOS_RGMII_TD1 0x1f + MX8MP_IOMUXC_ENET_TD2__ENET_QOS_RGMII_TD2 0x1f + MX8MP_IOMUXC_ENET_TD3__ENET_QOS_RGMII_TD3 0x1f + MX8MP_IOMUXC_ENET_TX_CTL__ENET_QOS_RGMII_TX_CTL 0x1f + MX8MP_IOMUXC_ENET_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK 0x1f + MX8MP_IOMUXC_NAND_DATA01__GPIO3_IO07 0x19 + >; + }; + + pinctrl_i2c3: i2c3grp { + fsl,pins = < + MX8MP_IOMUXC_I2C3_SCL__I2C3_SCL 0x400001c3 + MX8MP_IOMUXC_I2C3_SDA__I2C3_SDA 0x400001c3 + >; + }; + + pinctrl_uart2: uart2grp { + fsl,pins = < + MX8MP_IOMUXC_UART2_RXD__UART2_DCE_RX 0x49 + MX8MP_IOMUXC_UART2_TXD__UART2_DCE_TX 0x49 + >; + }; + + pinctrl_uart3: uart3grp { + fsl,pins = < + MX8MP_IOMUXC_UART3_RXD__UART3_DCE_RX 0x140 + MX8MP_IOMUXC_UART3_TXD__UART3_DCE_TX 0x140 + MX8MP_IOMUXC_SD1_STROBE__UART3_DCE_CTS 0x140 + >; + }; + + pinctrl_usdhc1_200mhz: usdhc1grp-200mhz { + fsl,pins = < + MX8MP_IOMUXC_SD1_CLK__USDHC1_CLK 0x196 + MX8MP_IOMUXC_SD1_CMD__USDHC1_CMD 0x1d6 + MX8MP_IOMUXC_SD1_DATA0__USDHC1_DATA0 0x1d6 + MX8MP_IOMUXC_SD1_DATA1__USDHC1_DATA1 0x1d6 + MX8MP_IOMUXC_SD1_DATA2__USDHC1_DATA2 0x1d6 + MX8MP_IOMUXC_SD1_DATA3__USDHC1_DATA3 0x1d6 + >; + }; + + pinctrl_usdhc2_gpio: usdhc2grp-gpio { + fsl,pins = < + MX8MP_IOMUXC_SD2_CD_B__GPIO2_IO12 0x1c4 + >; + }; + + pinctrl_usdhc2: usdhc2grp { + fsl,pins = < + MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x190 + MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d0 + MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d0 + MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d0 + MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d0 + MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d0 + MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc1 + >; + }; + + pinctrl_usdhc2_100mhz: usdhc2grp-100mhz { + fsl,pins = < + MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x194 + MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d4 + MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d4 + MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d4 + MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d4 + MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d4 + MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc1 + >; + }; + + pinctrl_usdhc2_200mhz: usdhc2grp-200mhz { + fsl,pins = < + MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x196 + MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d6 + MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d6 + MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d6 + MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d6 + MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d6 + MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc1 + >; + }; + + pinctrl_usb1_vbus: usb1grp { + fsl,pins = < + MX8MP_IOMUXC_GPIO1_IO14__GPIO1_IO14 0x19 + >; + }; +};