From patchwork Mon Mar 21 08:36:04 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manoj Sai X-Patchwork-Id: 1874 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 4357D3F1DF for ; Mon, 21 Mar 2022 09:36:48 +0100 (CET) Received: by mail-pj1-f71.google.com with SMTP id mq8-20020a17090b380800b001c6f8962e95sf1482388pjb.1 for ; Mon, 21 Mar 2022 01:36:48 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1647851807; cv=pass; d=google.com; s=arc-20160816; b=s3UxUBIoVhS5rP4j62w0FEwbkn075c+TY4u/rDWHM9lxwmHjbqwtOcYrSIfxl9Q1np RzVlSwlrOwdL7x/u1oVrxlv4OBNT2Ro6q5depWOD7Uv1RF3wxLLnwv/otSDrgiW4vn/J WRWjTsaQ1dHTBmz7fSFoS5rfnFajsXgkMCg6dlnxnYW3iCRqBdc8ekgxpGqgmD9zQldC aXpLm+ojapnAAVLSB27GD1IMsUmn+OuUMXj3Oc/3fy/Jl0ka7hYYOv7Zyp7K4pjrBz4W Ja3hY+QwZUq7BCWF6DoBktsJMmNHfpZlhOaiU7Y65tlNLoJ/7/SEklZQpt4bjrc+a5ve fngA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=nuivDnj5XGmAyiiOIcSv3NFxI6nj9CfQkVVssbYgLC8=; b=vuSGtvy9hvaEkVgNGG6GqKrJrqK/u+CycvMbqecdehFASjKVZzVd0+hgysMe5VJQiZ 6OYnRCHrbW3tWZyYAK861JMtymxDWPIIh06dmjMeLT5N7vbAfd8AdtQIsQDWFzKSBm7U WcNDPBHVBnw1uPLlNewWHRNehfPkahUpDStc0WmuOLahY4CIp4J4ajeE5MPFcXqzERJh xrE55jCoW7hRXvF5Qr+oIeSml6/snZnEshr+43FKd4prbI7PjPAJDEnQX/cGXjpSTodX Y/PD1u2eYIPxen8+dOyVB8zRX9mwOZEIdSNeW1Ldnq0ZWGAbkFjZamK8yWcDMCXvPOiv eDdw== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=q2Ay9Pb5; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=nuivDnj5XGmAyiiOIcSv3NFxI6nj9CfQkVVssbYgLC8=; b=rEWrSdE44z4SGIC0E4krp+wUusn1SxtHaKot4MXEwUmdeF9sYRW1GigzWCeCntW9yl zZTjZU5FPHUxNOQ9QksYYlUihyIEaGCy76IEnq7YSvT4rsgPD3G/lXBNlzfaX8mnvOB4 XHESYkFc74uPuARmbyCBk5DqJ0eqtQiO0pzbk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=nuivDnj5XGmAyiiOIcSv3NFxI6nj9CfQkVVssbYgLC8=; b=KY6JEE281Lo4qkLjs9v9aUtbEwY6Ah7ywiXsSEpxzED4ULYI8DTXdtep72V6gn9MuX IjxjeRsWiRve8AAzscG/OvTHZbVdufdGRHAjUjgLuDkqoWXWUHzLOVvoTdziCL+0sJK6 sPCqAC1fe8toPohVJlgteLH4YDSLL7IuPwLVLmybBk6H/OJw0jOF7NZjYuKifYy8Iwbm mhP/jzAy8jsb8qyHjo5vg57Ao6IJgNSH/cWKabz158fI4XwOab/nG4Zp+/z77NlwzftU nyLQDSqFVEwNkLwS0RaxBOT/DlyVDDqA7Wt/SxR1OrnGoxwFuJLQHcNgowZ4gWrLo0i9 Fg9A== X-Gm-Message-State: AOAM531VxRMxOS+lZ6D643P8WD95YmCe4Ze2/TTPOT81/x+nOWVMVCRc Gp9a19AOiqSOn0uqmjakX4wo8yCI X-Google-Smtp-Source: ABdhPJwduMG4ibW5GT2ZmdPQ+d2DW/3YkL0q5ZFA17VjQcgyAtFmSLdIiwOoTY8LcwZz8AiPdV9e2w== X-Received: by 2002:a05:6a00:23d3:b0:4fa:a9c7:2619 with SMTP id g19-20020a056a0023d300b004faa9c72619mr1236311pfc.36.1647851807083; Mon, 21 Mar 2022 01:36:47 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:903:182:b0:154:42fe:624f with SMTP id z2-20020a170903018200b0015442fe624fls2850765plg.9.gmail; Mon, 21 Mar 2022 01:36:46 -0700 (PDT) X-Received: by 2002:a17:902:d48d:b0:154:54f6:9384 with SMTP id c13-20020a170902d48d00b0015454f69384mr4443469plg.83.1647851806305; Mon, 21 Mar 2022 01:36:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1647851806; cv=none; d=google.com; s=arc-20160816; b=Y2XzziQNRqMMEZcius7IiODYskxPFQnVInsB7kQowtvuArXsifuuOb1zJtp0utUAlK CCbTglg1wY2DFDxm1oaaBsiuzJvoq3s9H0lXnIDSm6mAHjI0jyfF6wGBSXhYIuwJ2gKm GMP2z0hyKeiiHFVOPr7423Dhu7D8GaY/r6bcLwjebUPK+/E7AHJyFTFR23F25Y9n5jT2 lxcr5Dd7K+XRbHSyMg1mZUrv2Qz9TanIW0mAepHLw/Exhj0pUkeq9QdB1E6dLVcqz1Pb smkuwxxkJsz7wlUecScxNBc3dCMv7M7TcGoxHlvYfOvYmwa/jhVd0xzE7QeXLH/VJJWv wwMQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=FwR0hwxI87ygV3hQfFBH4C0mpoJ34JbXlZD9RTLKs5A=; b=0YCc30LExYnecMnG5qeGiUJ2D03ckFxLlvOy+02vLTospu1zvV3jQShgCnSYYTrWGy wKztn2anYUML1pBJx7/Z9Msm3UBnpW0jDR1+X6I/xpf2aGF8DnF5uXkc2jXhq6szSbpD dglwKuCtPiR5oQMCS4GpY9wZnxZ8KOsEtJhrvkWX6UxwVcCmDyPKK7aEVswPH4NHObQy R5kHJQtERp4NqfmvDhtcbeJsg/lHqN/OGwzqYro2T1xDDc8jYRgm4YnlfnoEf3kErL8c co2IltgSh738qIOUCtMbcbvmst+Ce4GFAdnQpihAMQx5z3G1kVrOv4H3okdh71YRfNnT V0aQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=q2Ay9Pb5; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id me12-20020a17090b17cc00b001c6bf6a19e8sor2962107pjb.33.2022.03.21.01.36.46 for (Google Transport Security); Mon, 21 Mar 2022 01:36:46 -0700 (PDT) Received-SPF: pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:90b:3ec3:b0:1c7:24c4:e28f with SMTP id rm3-20020a17090b3ec300b001c724c4e28fmr2837503pjb.191.1647851805990; Mon, 21 Mar 2022 01:36:45 -0700 (PDT) Received: from localhost.localdomain ([183.83.137.38]) by smtp.gmail.com with ESMTPSA id d16-20020a056a00245000b004f771b48736sm18768447pfj.194.2022.03.21.01.36.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 21 Mar 2022 01:36:45 -0700 (PDT) From: Manoj Sai To: Jagan Teki , Suniel Mahesh , Michael Nazzareno Trimarchi Cc: linux-amarula@amarulasolutions.com, Manoj Sai Subject: [PATCH v2 2/3] arm64: dts: imx8mp: Add Engicam i.Core MX8M Plus SoM Date: Mon, 21 Mar 2022 14:06:04 +0530 Message-Id: <20220321083605.12369-3-abbaraju.manojsai@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220321083605.12369-1-abbaraju.manojsai@amarulasolutions.com> References: <20220321083605.12369-1-abbaraju.manojsai@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: abbaraju.manojsai@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=q2Ay9Pb5; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , i.Core MX8M Plus is an EDIMM SoM based on NXP i.MX8M Plus from Engicam. General features: - NXP i.MX8M Plus - Up to 4GB LDDR4 - 8 eMMC - Gigabit Ethernet - USB 3.0, 2.0 Host/OTG - PCIe 3.0 interface - I2S - LVDS - rest of i.MX8M Plus features i.Core MX8M Plus needs to mount on top of Engicam baseboards for creating complete platform solutions. Add support for it. Signed-off-by: Manoj Sai --- changes for v2 -removed commented properties, -removed unsupported driver property, -added pin control name for pmic, -changed matching naming convention for pmic 9540c node, -added node in ascending order. --- .../dts/freescale/imx8mp-icore-mx8mp.dtsi | 219 ++++++++++++++++++ 1 file changed, 219 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi diff --git a/arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi new file mode 100644 index 000000000000..e66443a28b7c --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi @@ -0,0 +1,219 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2018 NXP + * Copyright (c) 2019 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/ { + compatible = "engicam,icore-mx8mp", "fsl,imx8mp"; +}; + +&A53_0 { + cpu-supply = <&buck2_reg>; +}; + +&A53_1 { + cpu-supply = <&buck2_reg>; +}; + +&A53_2 { + cpu-supply = <&buck2_reg>; +}; + +&A53_3 { + cpu-supply = <&buck2_reg>; +}; + +&clk { + init-on-array = ; +}; + +/* EMMC */ +&usdhc3 { + pinctrl-names = "default", "state_100mhz", "state_200mhz"; + pinctrl-0 = <&pinctrl_usdhc3>; + pinctrl-1 = <&pinctrl_usdhc3_100mhz>; + pinctrl-2 = <&pinctrl_usdhc3_200mhz>; + bus-width = <8>; + non-removable; + status = "okay"; +}; + +&i2c1 { + clock-frequency = <100000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c1>; + status = "okay"; + + pmic: pca9450@25 { + reg = <0x25>; + compatible = "nxp,pca9450c"; + /* PMIC PCA9450 PMIC_nINT GPIO1_IO3 */ + pinctrl-0 = <&pinctrl_pmic>; + //gpio_intr = <&gpio1 3 GPIO_ACTIVE_LOW>; + interrupt-parent = <&gpio3>; + interrupts = <1 GPIO_ACTIVE_LOW>; + + regulators { + #address-cells = <1>; + #size-cells = <0>; + + pca9450,pmic-buck2-uses-i2c-dvs; + /* Run/Standby voltage */ + pca9450,pmic-buck2-dvs-voltage = <950000>, <850000>; + + buck1_reg: regulator@0 { + reg = <0>; + regulator-compatible = "buck1"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <2187500>; + regulator-boot-on; + regulator-always-on; + regulator-ramp-delay = <3125>; + }; + + buck2_reg: regulator@1 { + reg = <1>; + regulator-compatible = "buck2"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <2187500>; + regulator-boot-on; + regulator-always-on; + regulator-ramp-delay = <3125>; + }; + + buck4_reg: regulator@3 { + reg = <3>; + regulator-compatible = "buck4"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + buck5_reg: regulator@4 { + reg = <4>; + regulator-compatible = "buck5"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + buck6_reg: regulator@5 { + reg = <5>; + regulator-compatible = "buck6"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo1_reg: regulator@6 { + reg = <6>; + regulator-compatible = "ldo1"; + regulator-min-microvolt = <1600000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo2_reg: regulator@7 { + reg = <7>; + regulator-compatible = "ldo2"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <1150000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo3_reg: regulator@8 { + reg = <8>; + regulator-compatible = "ldo3"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo4_reg: regulator@9 { + reg = <9>; + regulator-compatible = "ldo4"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo5_reg: regulator@10 { + reg = <10>; + regulator-compatible = "ldo5"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + }; + }; + }; +}; + +&iomuxc { + pinctrl_i2c1: i2c1grp { + fsl,pins = < + MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL 0x400001c3 + MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA 0x400001c3 + >; + }; + + pinctrl_pmic: pmicirq { + fsl,pins = < + MX8MP_IOMUXC_NAND_CE0_B__GPIO3_IO01 0x41 + >; + }; + + pinctrl_usdhc3: usdhc3grp { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x190 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d0 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d0 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d0 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d0 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d0 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d0 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d0 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d0 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d0 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x190 + >; + }; + + pinctrl_usdhc3_100mhz: usdhc3grp-100mhz { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x194 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d4 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d4 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d4 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d4 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d4 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d4 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d4 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d4 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d4 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x194 + >; + }; + pinctrl_usdhc3_200mhz: usdhc3grp-200mhz { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x196 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d6 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d6 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d6 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d6 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d6 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d6 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d6 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d6 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d6 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x196 + >; + }; +};