From patchwork Tue Mar 22 06:56:40 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manoj Sai X-Patchwork-Id: 1880 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pf1-f198.google.com (mail-pf1-f198.google.com [209.85.210.198]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id CB6CA3F0D5 for ; Tue, 22 Mar 2022 07:56:56 +0100 (CET) Received: by mail-pf1-f198.google.com with SMTP id s68-20020a625e47000000b004fa6520b540sf7613394pfb.17 for ; Mon, 21 Mar 2022 23:56:56 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1647932215; cv=pass; d=google.com; s=arc-20160816; b=BhOQ6msCGuZe9a2eWbMco6kkIkrA+2PXL6Ek8FKN35FmTBBHSVwfKcTR2D9OFVd35y kE7LFj3g1n/8tdjDByGiuFTSY8aPA4iHPegvdbclU2DQGdza/YneSjO5TrgL87L4UI1w ZlgKQqgS97Of6p7/6oF9bRoC5a1xWt7zM/JBSDmp3q35dI5Z5Rap2WzTKKlsrPQq0CKw AR3Mr8gQVxQE8oQibKXEoeL4me1lc9tZv1UPgm6BD35fCpdHuOquDLzRD6Mf+XsROyPW IM543YsYK4WHr36c4sqMXdNGTnly4PiUqQA7LfhwSdLGpsqJE4MmEW3wsUpdqN9FVunU ekyg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=vbaxbpAQZefDwDH74hnX9u7tAGsFYnyRTQjpL3QoA/s=; b=VWlFDwIl8UpldnNpULdem9K8jg+JCZCg5H2lxuRY8l8svMrtY12uVBxXtR6z5l6RIO T4bLyODzj3e6KY6VrGSQuqVpVzRphsEMTcGAksHU4LMsuGNvJdfUbki+tbL3aVrV69vI 06ppJNk/wt2bYq29lsmNNHgkIA5i1mO9HdjJjEE05NRQzVbfXyL8sRZCYHSyGooQZHy5 6mTE8Vw3xfM2Fjh0yGfBEwosU7wFBBl6HkXwSCxRR9z0oboJ1mdlmR4Sxe8iGl2SyPas e6PlK5Z58x0iYwgVKhGEubpEYSZsWBTCVtzhottW3GA+JlmVrQkky6YzGwwGpLl8mJHS ocag== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=WzgL5gmA; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=vbaxbpAQZefDwDH74hnX9u7tAGsFYnyRTQjpL3QoA/s=; b=kYz5zNf+bUSx2puxlapII70x1on+jGJ+suCXeZVKhbwjIafvz7CM8RYAxBCY0MJliK kvPRNPjMMxDk4jgbzSP9PW8eoJXA9O4/IrkEKENJWE97qo2ZIhp3kDiDnsrBChVv3jTJ Fke5fh1sNsQJ+6v0od9UXxJSyOzoLYIjL4BNU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=vbaxbpAQZefDwDH74hnX9u7tAGsFYnyRTQjpL3QoA/s=; b=r2S7ZVTWBZHKJsWRTmbxQl12FmvRqdKFwv68VfdPgKneyo3Q91WZBiE/4GbbISv/5D X8QOSCgDpi0ayziSxxCRVxo27VuCl8nBlPpzu9SH+7Zx1P+gAKOQVFBby8gZYm82KOKf yonPGGLBhsLMOMSNyNVSd6MJrFtpXzKD5JC88NSgBMCSyQsI2eBpaT0W9ngwJiF+YW9e um7cwPjrXqKB5Iz4pcv9u2pGsHBp8UZFGXtScKPkBrvp/cgrSSoUCgsWSLyELWgR/3cR arqLYQnun7NOEhTYBjwCqB4hhw5lxW7h5oLQOuIecwo3aqnwexjRlLNwDm+FgRkTHSpj rhNw== X-Gm-Message-State: AOAM530lwP7uKevJusiJAi/83ymf0is40XmoB3yskdeR/dqScD2SEDBo ta+pCvAVjTk4aPRsvHKDBii6VlCB X-Google-Smtp-Source: ABdhPJzIeLV7iqGJ5KhkE7ouMwS2uUuQUyQ79+o+7OK9Th0+MS5rtWyP9ZUQD4+148llzX3943c9cQ== X-Received: by 2002:a17:90b:3508:b0:1c6:e4f9:538b with SMTP id ls8-20020a17090b350800b001c6e4f9538bmr3362743pjb.158.1647932215635; Mon, 21 Mar 2022 23:56:55 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:902:aa96:b0:151:90e4:821d with SMTP id d22-20020a170902aa9600b0015190e4821dls13894551plr.11.gmail; Mon, 21 Mar 2022 23:56:55 -0700 (PDT) X-Received: by 2002:a17:902:ce8f:b0:154:6031:b53e with SMTP id f15-20020a170902ce8f00b001546031b53emr7720282plg.159.1647932214914; Mon, 21 Mar 2022 23:56:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1647932214; cv=none; d=google.com; s=arc-20160816; b=olkmXckO2CM/ns4M2Mkuv/iVj2hT/KjdUWlGfUoh5bGeMZ7dwfPuW7h+nlV/FPtTBc klewfWe75fPfV5FYfMnLvrQm3JNuxArlAYCb+VzzeAGnYBTmRqg8bxFrtpCKvHV/cxtU S7pw8U+UgNsxxGugETL1M5Lersl9osQZUnIn7NpYcb3j5hOPx4DgWl7fOi9sig7opF/m J2D3g8E5ByGmzJ8CAav1Mnl8KSZpUi+DcKYVicgDBmaC/25df9BbaiSRaxFDT4Q1fdc5 rla+mEbpPJeD2dn1vGnqBFc3e0pqybGspjPRz5owhbp05S4oO2DozWE1lJWYPT1cv7oS 69Tg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=hx//RPrfWJWRehgw/mUdLxe0FAM1j0ZnsZFlbxbgYVc=; b=xPxN0uCW30aGeFcpruOV/3DjijJof15dqmt47k17l79waxJ1raKnQCzWD7DrMsD1lx 6i9gnzoDhKgLWHPBtxn33OHsh472hySB3WTc4tKN/+PO7lRf11jOgy6+FIPGceEzSfM5 NaQ/fjO0WssPuC5v4dIYUH3lvEjPhINAUfZFer/bHoA23QuWodQb6MOEWA+Ofp/iUJOy uC9FIOcgOMci8iwQP+2tqJ27jxrLFAmIiEuezQRwLI2JYOQZVH37Yche3g5BbYuz+2Oc s5LFJlEAoKw0SeU1Gv2sC7EPdJ0OSSTvcPJazSs0S5hyAKPmSCW1hdH3YBuz/wNqvpyC Cs+Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=WzgL5gmA; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id d5-20020a655885000000b003812dd39febsor6530317pgu.7.2022.03.21.23.56.54 for (Google Transport Security); Mon, 21 Mar 2022 23:56:54 -0700 (PDT) Received-SPF: pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a63:f055:0:b0:380:f88a:9e2d with SMTP id s21-20020a63f055000000b00380f88a9e2dmr20902992pgj.596.1647932214588; Mon, 21 Mar 2022 23:56:54 -0700 (PDT) Received: from localhost.localdomain ([183.83.137.38]) by smtp.gmail.com with ESMTPSA id m11-20020a17090a3f8b00b001bc299e0aefsm1522749pjc.56.2022.03.21.23.56.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 21 Mar 2022 23:56:54 -0700 (PDT) From: Manoj Sai To: Jagan Teki , Suniel Mahesh , Michael Nazzareno Trimarchi Cc: linux-amarula@amarulasolutions.com, Manoj Sai Subject: [PATCH v5 2/3] arm64: dts: imx8mp: Add Engicam i.Core MX8M Plus SoM Date: Tue, 22 Mar 2022 12:26:40 +0530 Message-Id: <20220322065641.9307-2-abbaraju.manojsai@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220322065641.9307-1-abbaraju.manojsai@amarulasolutions.com> References: <20220322065641.9307-1-abbaraju.manojsai@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: abbaraju.manojsai@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=WzgL5gmA; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , i.Core MX8M Plus is an EDIMM SoM based on NXP i.MX8M Plus from Engicam. General features: - NXP i.MX8M Plus - Up to 4GB LDDR4 - 8 eMMC - Gigabit Ethernet - USB 3.0, 2.0 Host/OTG - PCIe 3.0 interface - I2S - LVDS - rest of i.MX8M Plus features i.Core MX8M Plus needs to mount on top of Engicam baseboards for creating complete platform solutions. Add support for it. Signed-off-by: Manoj Sai --- changes for v5 : - Fixed pmic gpio irq in iomux - changed nodes in ascending order changes for v4 : - Fixed commit message changes for v3 : -updated the nodes as per review comments changes for v2 : -removed commented properties, -removed unsupported driver property, -added pin control name for pmic, -changed matching naming convention for pmic 9540c node, -added node in ascending order --- --- .../dts/freescale/imx8mp-icore-mx8mp.dtsi | 201 ++++++++++++++++++ 1 file changed, 201 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi diff --git a/arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi new file mode 100644 index 000000000000..e0aba9820f40 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi @@ -0,0 +1,201 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2018 NXP + * Copyright (c) 2019 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/ { + compatible = "engicam,icore-mx8mp", "fsl,imx8mp"; +}; + +&A53_0 { + cpu-supply = <&buck2>; +}; + +&A53_1 { + cpu-supply = <&buck2>; +}; + +&A53_2 { + cpu-supply = <&buck2>; +}; + +&A53_3 { + cpu-supply = <&buck2>; +}; + +&i2c1 { + clock-frequency = <100000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c1>; + status = "okay"; + + pmic: pca9450@25 { + reg = <0x25>; + compatible = "nxp,pca9450c"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pmic>; + interrupt-parent = <&gpio1>; + interrupts = <3 GPIO_ACTIVE_LOW>; + + regulators { + buck1: BUCK1 { + regulator-name = "BUCK1"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <2187500>; + regulator-boot-on; + regulator-always-on; + regulator-ramp-delay = <3125>; + }; + + buck2: BUCK2 { + regulator-name = "BUCK2"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <2187500>; + regulator-boot-on; + regulator-always-on; + regulator-ramp-delay = <3125>; + nxp,dvs-run-voltage = <950000>; + nxp,dvs-standby-voltage = <850000>; + }; + + buck4: BUCK4{ + regulator-name = "BUCK4"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + buck5: BUCK5{ + regulator-name = "BUCK5"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + buck6: BUCK6 { + regulator-name = "BUCK6"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo1: LDO1 { + regulator-name = "LDO1"; + regulator-min-microvolt = <1600000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo2: LDO2 { + regulator-name = "LDO2"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <1150000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo3: LDO3 { + regulator-name = "LDO3"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo4: LDO4 { + regulator-name = "LDO4"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo5: LDO5 { + regulator-name = "LDO5"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + }; + }; +}; + +/* EMMC */ +&usdhc3 { + pinctrl-names = "default", "state_100mhz", "state_200mhz"; + pinctrl-0 = <&pinctrl_usdhc3>; + pinctrl-1 = <&pinctrl_usdhc3_100mhz>; + pinctrl-2 = <&pinctrl_usdhc3_200mhz>; + bus-width = <8>; + non-removable; + status = "okay"; +}; + +&iomuxc { + pinctrl_i2c1: i2c1grp { + fsl,pins = < + MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL 0x400001c3 + MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA 0x400001c3 + >; + }; + + pinctrl_pmic: pmicirq { + fsl,pins = < + MX8MP_IOMUXC_GPIO1_IO03__GPIO1_IO03 0x000001c0 + >; + }; + + pinctrl_usdhc3: usdhc3grp { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x190 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d0 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d0 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d0 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d0 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d0 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d0 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d0 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d0 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d0 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x190 + >; + }; + + pinctrl_usdhc3_100mhz: usdhc3grp-100mhz { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x194 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d4 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d4 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d4 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d4 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d4 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d4 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d4 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d4 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d4 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x194 + >; + }; + pinctrl_usdhc3_200mhz: usdhc3grp-200mhz { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x196 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d6 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d6 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d6 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d6 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d6 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d6 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d6 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d6 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d6 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x196 + >; + }; +};