From patchwork Wed Mar 23 08:28:39 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manoj Sai X-Patchwork-Id: 1883 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 8D18F3F067 for ; Wed, 23 Mar 2022 09:28:54 +0100 (CET) Received: by mail-pj1-f72.google.com with SMTP id on15-20020a17090b1d0f00b001c6f6b29d02sf3989673pjb.2 for ; Wed, 23 Mar 2022 01:28:54 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1648024133; cv=pass; d=google.com; s=arc-20160816; b=TDy3qBg3q1tOx/oYZeoPt7LoJDes4p97+AQ8Gs/IGseRB5iwfG+A0c2IcxarAbM34y jfhpR+UJ0q+Fa7jLrJowmTNMjO8351tfcz5YN8UoY6NB0enZ/2rVMI5REWEe1UQ4JxZL 95KvA34exc57uIyP7CcCNRziPFmeJLyUUBgQ4UJZrwOCmaWp3gCRmqFYUoQb0/Vp7Rhf V0IuPb+bcnUxPHY/6nxMGMChlPnsrt7ohRBzVb2HS6W5ND/iKcyyulZK9o9Dtnoev2KN etWl1epAu/hUdq4cZptL1PGdwbG4/b1imF44NppeWfLqnTmsuUaUNaFWeGOvWtvxrrh7 cA5A== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=qfUI1GNuHgxe9nrDhwStmmoGCyZa651lJp8JgxgnEyw=; b=eZ05o6UaVnKhs4Vc1+e96iWdPFQs/8EaiJIHw4/mXqAmFsGONPpKN8Au5+biVil+bN MRQwAvbW4vkQHA11LyMqkVDX1bD2YtUwDjE2Aa//DunLqqb7LNyZ8afeJ259DxX2CNwk mLsy97NqWP2olx4YS0WZb6w2mHnVjI2N3qMfJ644F0/nZEeqi0xOZZjinQHPy1Z9RMyA e1UpwmAQJ2VTd/BWWAnAcQNtqdehs5br9rk7E3kfQlrE4VZ9L+yPAcZOjv5MAY+zXWIK lFmieSq4wIzyBKkRtEG0zqFlwpBkdPVJFHvEhRqQvML47IWdx0ziFZSOvJsFWjfq3lpv Df4A== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=fvEiFxB2; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=qfUI1GNuHgxe9nrDhwStmmoGCyZa651lJp8JgxgnEyw=; b=K8QO6Qzm+LaIBVhjYDr/F72wiOECbE31NLNtHt9eMjHgt+EBmVG7ZC1PYXkGUk9nWI qyRVoAIHC3NbUq9Z4huKgBxSzrXPava80rIE3fl8BOEqzXWgcDivgwxZpqVwZPvCcbuu arVjyC65EAyVfDmIUoagy4BN5OeBysF6kIWac= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=qfUI1GNuHgxe9nrDhwStmmoGCyZa651lJp8JgxgnEyw=; b=3riDOjYJziS+db33FPrypHdS+z/YTcMurTevgOmUzE1OkcH2QSvKPupfe+IP0c5Hfd UPj+2l/dhchJq8PcEH1qbQZ7qSE5v23TgmeuxjPGkKcoDW4Wha/S7fSVuW2HWyeD6gPE 14bOXfAxAo395O7DMERYfhmRmhXQtUAFHP8MPMSuCgpXRjjTVxGWQlqBb8EdBMIi+LZ1 vW4dH6tH8z7ODVkdmRrZX96ZGCxT5TIqEXuk8DO7Q67LFRUc2Nwf9/50cTJLbYhEV6Rw IPL4/qOENhuIu83aMVkpgbKlUJ4SYxWfXSBAOWTXqKba8sPKtGoBuC2AsEFws2vOt7ZP VNcQ== X-Gm-Message-State: AOAM532sv8quRr+qeoNXWgQVsBSs1ojN8L3gw1TxqgUL3lCOytXLVITU PKWFlIUzxZFSElaRHxI1u9Iec7bi X-Google-Smtp-Source: ABdhPJwLwrwabdKXRT5ctBaXGw8B0AyyLUOs5dBA05z4zBH3AQlCLsZbUdUp07/FW2oeoFfpMfqYiQ== X-Received: by 2002:a17:90a:d206:b0:1bb:e73f:9592 with SMTP id o6-20020a17090ad20600b001bbe73f9592mr9910310pju.17.1648024133313; Wed, 23 Mar 2022 01:28:53 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6a00:10c3:b0:4fa:d532:5fb9 with SMTP id d3-20020a056a0010c300b004fad5325fb9ls997343pfu.11.gmail; Wed, 23 Mar 2022 01:28:52 -0700 (PDT) X-Received: by 2002:a05:6a00:1501:b0:4f7:5773:f3f6 with SMTP id q1-20020a056a00150100b004f75773f3f6mr33647351pfu.31.1648024132597; Wed, 23 Mar 2022 01:28:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1648024132; cv=none; d=google.com; s=arc-20160816; b=p2ulzbtOm41SqobYRudBYgyamyj1/rLl4q3+bmrQDsz5yLepQzNnpEBjjmLLv8Fw3X EKnb/nLO4qJ3HY6BY9wHBBmnNt2yacvU+EnaEGHvIBQiJ8BifqK4PmK/02e9CGGesdBB 4IDz6uwW9Fy1FAyizIvXzzCVAA8lfKt+YlHEd1eO3+848iX+uaLsaNy9csX26r/sgBma bpuI3oCLiftjoCX6+Ams/uITtHNEPEcarLN9phxTF01CXz8mHjZqjprqwS8uKK7JGsqZ cgSGkj6BeUDhfrqcV+NCVz8QBw5urbmGCUToTd5jBHA9JCT/M6sAqfM7Cc86nq6cYYCH cUWw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=H4J0nO7R4+DNWaKETt5izJ9TpT4gL+IH6h5lJo0WxoA=; b=AytuImUtkfdJREUzK1GutVwheI8fjlhwlqkPkK6sU09M6Dflp8kI2mOEVrl7zgR99j 9dvst52WclEumUvshudvXwxDUZL/5Lq8GpNkrm7OA+YQI8x86oSWbBrl7CA0zoUQnOBE tBT5vwvEWrTrDYtbSaOj+WVRyH35BVlRUAxbIEMde8yvykdZydpWEvW2dTk7OmlbjoWI WWzJtBl+6i8CZbP+xHL2xwXV0mZSmayx6YqhPID0HKdto3eriR4kumE34L8xrXapf6QG PSsa3rsM+RvaLXHotqDJy3yjYE1uTG+1oPRsQOev4n8WHB2/4sLyG31nTkco7L1AfXzS 08ug== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=fvEiFxB2; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id c8-20020a170903234800b0014fe928995esor6402962plh.14.2022.03.23.01.28.52 for (Google Transport Security); Wed, 23 Mar 2022 01:28:52 -0700 (PDT) Received-SPF: pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:903:1246:b0:14f:e51e:baa7 with SMTP id u6-20020a170903124600b0014fe51ebaa7mr22478086plh.159.1648024132324; Wed, 23 Mar 2022 01:28:52 -0700 (PDT) Received: from localhost.localdomain ([183.83.137.38]) by smtp.gmail.com with ESMTPSA id b13-20020a056a000ccd00b004fadb6f0299sm1485788pfv.191.2022.03.23.01.28.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 23 Mar 2022 01:28:51 -0700 (PDT) From: Manoj Sai To: Jagan Teki , Suniel Mahesh , Michael Nazzareno Trimarchi Cc: linux-amarula@amarulasolutions.com, Manoj Sai Subject: [PATCH v6 2/3] arm64: dts: imx8mp: Add Engicam i.Core MX8M Plus SoM Date: Wed, 23 Mar 2022 13:58:39 +0530 Message-Id: <20220323082840.201346-2-abbaraju.manojsai@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220323082840.201346-1-abbaraju.manojsai@amarulasolutions.com> References: <20220323082840.201346-1-abbaraju.manojsai@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: abbaraju.manojsai@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=fvEiFxB2; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , i.Core MX8M Plus is an EDIMM SoM based on NXP i.MX8M Plus from Engicam. General features: - NXP i.MX8M Plus - Up to 4GB LDDR4 - 8 eMMC - Gigabit Ethernet - USB 3.0, 2.0 Host/OTG - PCIe 3.0 interface - I2S - LVDS - rest of i.MX8M Plus features i.Core MX8M Plus needs to mount on top of Engicam baseboards for creating complete platform solutions. Add support for it. Signed-off-by: Manoj Sai --- changes for v6 : - changes node in ascending order changes for v5 : - Fixed pmic gpio irq in iomux - changed nodes in ascending order changes for v4 : - Fixed commit message changes for v3 : -updated the nodes as per review comments changes for v2 : -removed commented properties, -removed unsupported driver property, -added pin control name for pmic, -changed matching naming convention for pmic 9540c node, -added node in ascending order --- --- .../dts/freescale/imx8mp-icore-mx8mp.dtsi | 202 ++++++++++++++++++ 1 file changed, 202 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi diff --git a/arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi new file mode 100644 index 000000000000..10afa8983700 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi @@ -0,0 +1,202 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2018 NXP + * Copyright (c) 2019 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/ { + compatible = "engicam,icore-mx8mp", "fsl,imx8mp"; +}; + +&A53_0 { + cpu-supply = <&buck2>; +}; + +&A53_1 { + cpu-supply = <&buck2>; +}; + +&A53_2 { + cpu-supply = <&buck2>; +}; + +&A53_3 { + cpu-supply = <&buck2>; +}; + +&i2c1 { + clock-frequency = <100000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c1>; + status = "okay"; + + pmic: pca9450@25 { + reg = <0x25>; + compatible = "nxp,pca9450c"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pmic>; + interrupt-parent = <&gpio1>; + interrupts = <3 GPIO_ACTIVE_LOW>; + + regulators { + buck1: BUCK1 { + regulator-name = "BUCK1"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <2187500>; + regulator-boot-on; + regulator-always-on; + regulator-ramp-delay = <3125>; + }; + + buck2: BUCK2 { + regulator-name = "BUCK2"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <2187500>; + regulator-boot-on; + regulator-always-on; + regulator-ramp-delay = <3125>; + nxp,dvs-run-voltage = <950000>; + nxp,dvs-standby-voltage = <850000>; + }; + + buck4: BUCK4{ + regulator-name = "BUCK4"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + buck5: BUCK5{ + regulator-name = "BUCK5"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + buck6: BUCK6 { + regulator-name = "BUCK6"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo1: LDO1 { + regulator-name = "LDO1"; + regulator-min-microvolt = <1600000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo2: LDO2 { + regulator-name = "LDO2"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <1150000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo3: LDO3 { + regulator-name = "LDO3"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo4: LDO4 { + regulator-name = "LDO4"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo5: LDO5 { + regulator-name = "LDO5"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + }; + }; +}; + +&iomuxc { + pinctrl_i2c1: i2c1grp { + fsl,pins = < + MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL 0x400001c3 + MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA 0x400001c3 + >; + }; + + pinctrl_pmic: pmicirq { + fsl,pins = < + MX8MP_IOMUXC_GPIO1_IO03__GPIO1_IO03 0x000001c0 + >; + }; + + pinctrl_usdhc3: usdhc3grp { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x190 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d0 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d0 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d0 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d0 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d0 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d0 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d0 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d0 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d0 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x190 + >; + }; + + pinctrl_usdhc3_100mhz: usdhc3grp-100mhz { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x194 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d4 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d4 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d4 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d4 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d4 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d4 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d4 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d4 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d4 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x194 + >; + }; + + pinctrl_usdhc3_200mhz: usdhc3grp-200mhz { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x196 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d6 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d6 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d6 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d6 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d6 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d6 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d6 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d6 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d6 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x196 + >; + }; +}; + +/* EMMC */ +&usdhc3 { + pinctrl-names = "default", "state_100mhz", "state_200mhz"; + pinctrl-0 = <&pinctrl_usdhc3>; + pinctrl-1 = <&pinctrl_usdhc3_100mhz>; + pinctrl-2 = <&pinctrl_usdhc3_200mhz>; + bus-width = <8>; + non-removable; + status = "okay"; +};