From patchwork Wed Mar 30 17:10:44 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manoj Sai X-Patchwork-Id: 1887 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pj1-f69.google.com (mail-pj1-f69.google.com [209.85.216.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id CC7CB3F1D0 for ; Wed, 30 Mar 2022 19:11:03 +0200 (CEST) Received: by mail-pj1-f69.google.com with SMTP id w3-20020a17090ac98300b001b8b914e91asf247923pjt.0 for ; Wed, 30 Mar 2022 10:11:03 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1648660262; cv=pass; d=google.com; s=arc-20160816; b=m3TvwzgxcOM6K689yTmGCWb824q0+mGNqCm9MTrsVd0MIcW/vHMgjTLGeC5LLbRQio G3HyqW+TMuIi7VnLMC+2wtqmFTEIXgh2gWagg87CPj9r0sSheNyBJW5wlmOdKQljHan/ SpEsf86Yjo0VYnm7JZiTQA9amGryh8d8+w4Jot6J5LGiwdkDBkY0JULYDX/pDtlfGg0N VBSvlfqQbqWZq9l7HlgFCDU86phOE43EqFemclgb4AmiYqN4pOm7Eah0l5C8sSSbdA9H kb7ypzcoOz9SOu8yiBeZtNQah6wMMA20Yk0P7sCpH4IMyHySTfREEil8dbkLCNaOfn6K /NwA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=cKsH0MAMc+j+HUMEgRRaSUFscpEhGUPIK+dGqieBzd4=; b=FCjCOaihpL4F6yGW/YJdHIyk5dm304rl8UpMkLT4po7RUSn5Ir0LSRnHaCiXOgUn69 4qCw8SnKU8UA/Wcv2SJ62wNgPS5x2IocE87h3BgUAfHq2ctMH98jXxDhyYunkOKv/esa p9KWc2CleJvZxVtjzL+EvgbcEaEgdyA8WI6CJ75OrIX1SHt8xSWYHJvOjCJhQic0H72P w4meQUPi/c56qlj18JsHbBvG38XMdAQCwA4bIaw1DsceDO6r5GAqdhokkWc+guNx8YCc RCCYm5vtkyJ9omiR1d3ij2LP0vHmpJad7pyrOGFLxZg03te+N+RM20MTfio3SBFPSMj2 lwGQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=On2MUc1o; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=cKsH0MAMc+j+HUMEgRRaSUFscpEhGUPIK+dGqieBzd4=; b=PNQ7edQAXFPqcuD5MQcZK2nfvvXW9A4oHKbmEfajWru34ULVXv0KqrsT8OKEbc2lH9 TFifJR1ID6Lwla/g55Rn7mp8uj/BworIYljBWq6iakPeVOa8uWoU1HftvHhZDk6BEJ8Z VYTU+kby/gnNSSlETgexA4omT/3QEIhR4abYA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=cKsH0MAMc+j+HUMEgRRaSUFscpEhGUPIK+dGqieBzd4=; b=FJrCmKahOl9Mg4ZZcHc+OW087wJJq/KFTrlAKBZVevGzHrVFNjR44pkS1mwivJ2YNa csI2L8h6dS3IdHvbwPvQomeQCRVR0M2HyEnD0XnmFYF74VzFyx3EVyxVatdBL37HHZMT jkxByAa3ict4n+c7uNfMvLysYXscZfslesrSteo2rBVRZvO+ubPaXb7DkSN/F9e29UdA nyQtA0hPWHxIOrPuNl6ELr/ia7p8HggZwUOOV2UqhzVJTFnx1VLio/+DrH4IGU0/3r8X SyZTy7VvvAR2Ht5uD76Zh6xj9nPmiSo1eMubFtModvHr4oHbbi7OLg4zeTkzOj86f/cn id1w== X-Gm-Message-State: AOAM532ZHxw5SBadW01R21p76FeQSSylXn4NoM9DUkl2iugkW79o/Joq 9b8C22nS+yYykIB/xkrm+HSeR9y+ X-Google-Smtp-Source: ABdhPJyyXMBZF7j0sX5Q7up0POIG9x6su+p/FOyWDSmyuqoqdT25nRSyyvBicChTrfGClPL1sbeIHA== X-Received: by 2002:a65:568b:0:b0:378:86b8:9426 with SMTP id v11-20020a65568b000000b0037886b89426mr6951126pgs.70.1648660262562; Wed, 30 Mar 2022 10:11:02 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a63:8c53:0:b0:398:182c:199 with SMTP id q19-20020a638c53000000b00398182c0199ls1179522pgn.5.gmail; Wed, 30 Mar 2022 10:11:02 -0700 (PDT) X-Received: by 2002:aa7:9110:0:b0:4fa:e388:af57 with SMTP id 16-20020aa79110000000b004fae388af57mr507998pfh.1.1648660261761; Wed, 30 Mar 2022 10:11:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1648660261; cv=none; d=google.com; s=arc-20160816; b=WDjNeAJkKM6cxDooMlwVFmLDyIvtJExm6Rg0qRv4KwC5RC5SR+wzGT3g6j1A4BtHl8 j8cd/7MoBl5P4nbuOaA5LwTV97qkp/MqK0Xhw57W0jE7fqBGi0gzGfDMztLcxc4MY71z AM7yNyofOhHlpUjlD5vAwqQe9vdsu5yC8ksPvWGJnIuvZqH05Tqx7HWgiU3lKle2BqMG IcLxHFbm6yQkWgOolWROoZvNLskSs1R4/LtnrCijls2nU5+lkG5COjgdXhvQdrqSzxSV ntrNhmvMNK76nzq65kTGTMkJS57S9+mNq9i272Jj6EV3kiHZustvd16NxxWDxAF2e8Qu E4ZA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=3C148WNSELK3G/3A6J2/LBW0juQPSjjMgtfGwxiMgPk=; b=G42deADhe1EZTe1fBwr4GzjglUyunQ9gNi3oS3tUpwQZkUjYeLans2PTibU9w0ldg1 RbxlZo4CNS2Z2cD1DJBOiWV4xIm1o7Fe7jZClRkYOzOCiKd/jRgPNqVU/lHf9U5KfASE yOA30cIIN6g5eoIOTvOTco3bnbXg3Ggi675H2KSBoy1f5B3uYylftyxCrVtJVk2NAoJy s4NUH5EqfvgtJSJUu0pO1ETe+rlGOOOXEmf6md5Y6U2MneXekNxHJWAo4Zd36ZK9osiw TF1C9l+FvX6CvFZz7SHnk+WyeWbl9IMZhSHymvPP0giaMpP1GjsWaRm/3MnlHsQs+jCE 6JUw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=On2MUc1o; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id 76-20020a63004f000000b00379066bb477sor7009388pga.48.2022.03.30.10.11.01 for (Google Transport Security); Wed, 30 Mar 2022 10:11:01 -0700 (PDT) Received-SPF: pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a63:2004:0:b0:375:ed63:ab4c with SMTP id g4-20020a632004000000b00375ed63ab4cmr7049953pgg.255.1648660261356; Wed, 30 Mar 2022 10:11:01 -0700 (PDT) Received: from localhost.localdomain ([183.83.137.38]) by smtp.gmail.com with ESMTPSA id p10-20020a17090a680a00b001c7bf7d32f9sm6860099pjj.55.2022.03.30.10.10.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 30 Mar 2022 10:11:00 -0700 (PDT) From: Manoj Sai To: Jagan Teki , Suniel Mahesh , Michael Nazzareno Trimarchi Cc: linux-amarula@amarulasolutions.com, Manoj Sai Subject: [PATCH v7 3/3] arm64: dts: imx8mp: Add Engicam i.Core MX8M Plus SoM Date: Wed, 30 Mar 2022 22:40:44 +0530 Message-Id: <20220330171044.605105-3-abbaraju.manojsai@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220330171044.605105-1-abbaraju.manojsai@amarulasolutions.com> References: <20220330171044.605105-1-abbaraju.manojsai@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: abbaraju.manojsai@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=On2MUc1o; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , i.Core MX8M Plus is an EDIMM SoM based on NXP i.MX8M Plus from Engicam. General features: - NXP i.MX8M Plus - Up to 4GB LDDR4 - 8 eMMC - Gigabit Ethernet - USB 3.0, 2.0 Host/OTG - PCIe 3.0 interface - I2S - LVDS - rest of i.MX8M Plus features i.Core MX8M Plus needs to mount on top of Engicam baseboards for creating complete platform solutions. Add support for it. Signed-off-by: Manoj Sai --- changes for v7 : - fixed commit message changes for v6 : - edited regulator fields as per doc - fixed as per ascending order - removed unwanted property in ethernet and sd card nodes . changes for v5 : - Fixed nodes in ascending order changes for v4 : - Fixed commit Message changes for v3 : - checked nodes and properties and updated as per comments changes for v2 : - checked nodes and properties --- .../dts/freescale/imx8mp-icore-mx8mp.dtsi | 202 ++++++++++++++++++ 1 file changed, 202 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi diff --git a/arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi new file mode 100644 index 000000000000..10afa8983700 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi @@ -0,0 +1,202 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2018 NXP + * Copyright (c) 2019 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/ { + compatible = "engicam,icore-mx8mp", "fsl,imx8mp"; +}; + +&A53_0 { + cpu-supply = <&buck2>; +}; + +&A53_1 { + cpu-supply = <&buck2>; +}; + +&A53_2 { + cpu-supply = <&buck2>; +}; + +&A53_3 { + cpu-supply = <&buck2>; +}; + +&i2c1 { + clock-frequency = <100000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c1>; + status = "okay"; + + pmic: pca9450@25 { + reg = <0x25>; + compatible = "nxp,pca9450c"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pmic>; + interrupt-parent = <&gpio1>; + interrupts = <3 GPIO_ACTIVE_LOW>; + + regulators { + buck1: BUCK1 { + regulator-name = "BUCK1"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <2187500>; + regulator-boot-on; + regulator-always-on; + regulator-ramp-delay = <3125>; + }; + + buck2: BUCK2 { + regulator-name = "BUCK2"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <2187500>; + regulator-boot-on; + regulator-always-on; + regulator-ramp-delay = <3125>; + nxp,dvs-run-voltage = <950000>; + nxp,dvs-standby-voltage = <850000>; + }; + + buck4: BUCK4{ + regulator-name = "BUCK4"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + buck5: BUCK5{ + regulator-name = "BUCK5"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + buck6: BUCK6 { + regulator-name = "BUCK6"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo1: LDO1 { + regulator-name = "LDO1"; + regulator-min-microvolt = <1600000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo2: LDO2 { + regulator-name = "LDO2"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <1150000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo3: LDO3 { + regulator-name = "LDO3"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo4: LDO4 { + regulator-name = "LDO4"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo5: LDO5 { + regulator-name = "LDO5"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + }; + }; +}; + +&iomuxc { + pinctrl_i2c1: i2c1grp { + fsl,pins = < + MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL 0x400001c3 + MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA 0x400001c3 + >; + }; + + pinctrl_pmic: pmicirq { + fsl,pins = < + MX8MP_IOMUXC_GPIO1_IO03__GPIO1_IO03 0x000001c0 + >; + }; + + pinctrl_usdhc3: usdhc3grp { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x190 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d0 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d0 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d0 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d0 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d0 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d0 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d0 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d0 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d0 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x190 + >; + }; + + pinctrl_usdhc3_100mhz: usdhc3grp-100mhz { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x194 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d4 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d4 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d4 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d4 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d4 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d4 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d4 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d4 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d4 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x194 + >; + }; + + pinctrl_usdhc3_200mhz: usdhc3grp-200mhz { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x196 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d6 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d6 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d6 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d6 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d6 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d6 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d6 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d6 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d6 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x196 + >; + }; +}; + +/* EMMC */ +&usdhc3 { + pinctrl-names = "default", "state_100mhz", "state_200mhz"; + pinctrl-0 = <&pinctrl_usdhc3>; + pinctrl-1 = <&pinctrl_usdhc3_100mhz>; + pinctrl-2 = <&pinctrl_usdhc3_200mhz>; + bus-width = <8>; + non-removable; + status = "okay"; +};