From patchwork Mon Apr 18 14:49:06 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manoj Sai X-Patchwork-Id: 1918 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pg1-f198.google.com (mail-pg1-f198.google.com [209.85.215.198]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id DA5E13F1D0 for ; Mon, 18 Apr 2022 16:49:27 +0200 (CEST) Received: by mail-pg1-f198.google.com with SMTP id e12-20020a63544c000000b003985d5888a8sf9148486pgm.15 for ; Mon, 18 Apr 2022 07:49:27 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1650293366; cv=pass; d=google.com; s=arc-20160816; b=yfmKlMyrdZbiFgMSt6qd2CNxLcS2QiNeCLAabOtxTq8LnxkE8JNjYzP9yK5X23dig0 wKMaygIIDWzBSoJ0k7lD1YlPga85kk+cE5Uw4G1id59XVyVzcIU8RTX9GExKQpE6KW5P WlM5pjMf79UGG5ddcmmzT9KfFh41G+B0Yf28wwSEYRM6P/9mme0Pl8OGBvlckHvapvtV ntvQ3HxOw3sWtgsA3R2DDH2mAKq6X/S26G86f+YrpKXhAVQBjeL19TUakV3PwmvECCIJ zNz1PxITYlRZMdyTNaBy2I7/dj075XtJPsK05NgqwkULJ2gadLKDC6boCDUEHWh8JMBF JcJQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Xrr+eu3JzFR97gpyNplShvP659RW/3snaQcZXH+ie58=; b=bznf2CjuJ1Jj6pF2jWhcY1WSVTiWzdfTdLISzrbSffMbM2HfhlQ2QEW6HueQKaOwgT DYI/SzbXb9hpo/UR+yMcXv/E2N5F2OCr5jYgMw8UXWdtV3qmTspCn0vyIeIkN0F8DOrP SfBfO6c2HmNXm3H6t9ejIqQqIjWWGYLSyvurFcYPiI3h3E2TiZuT8kymikrknjYywqa5 2euuygvpVAsg1tNNoZJHO+yBa15cBJLlqPAk0bVHAdyNSupH8rAVfdUlrE9q+G5xfwDL qlMqpPFuw5FZNQXcfSfyOzsAp5LzsOUHWg1OpAuiZ6fKygDy9PpVi3sR01wi29OcpFgk +Z9A== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=BRBieG2w; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=Xrr+eu3JzFR97gpyNplShvP659RW/3snaQcZXH+ie58=; b=qKnbyQQUKiqFLlz6x/UHbEiwZE2Oo9hCHa/UABc/R+Z4HsF0JdeJRkVFrApgQpTgjz gVl/XcSGDPrYOeL5WK7o3TxUFFEmN+YATis/sLPSr/IisbPPvuCVlMiIhaddJkfVhw2n bkZx/Eam4yvCG3Tb1Xc9+B13Fp9/PShajvLxk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=Xrr+eu3JzFR97gpyNplShvP659RW/3snaQcZXH+ie58=; b=Ov0KOJu/Os60fDoBbmRWSw4k4iQnEhlCKKqJy8y+z8HV7J7DXjEyCoDCBBbx2maKGb XNOxMCOuttok5T9ZbVfdBT1eWF1F/69obLDtbkri+pTsRPMhXtJ3QnAhDQaYjXlz4lVK oS3NprJ+UfI+bYUeG4LZDXbA3ENyMYKocTUd2hX55v+ulfo1E65xnAQvZdyLQ3GtLo0d rk6ufvLdKCjy9TxZTvfz+kYGzneGDB5pOAGzSnV0NgsMXi6kBXMrIp4B9NlmGcqcI8DI 3A2MIsBS3CLiVax4WcU2WvhzZNHmlazSCuSBbGCLGTTKGHBqJK+uNwDojTbOqo7DYOEx urww== X-Gm-Message-State: AOAM530cgyxtgyQ5NjLE6vmNJAvZnZUHgGTkkO7qPrCNItGQEM43s2Tn 1rJKLjTg7rEwoENqV2rT4NUWRbR1 X-Google-Smtp-Source: ABdhPJw9DEXPfW7LpWTgVD/Zit4P8FfJcEzMjLNyKW5cHFBCHfq0WOAyE2Al+pVYGtlFzl98P3UdYg== X-Received: by 2002:a05:6a00:2294:b0:50a:6683:44af with SMTP id f20-20020a056a00229400b0050a668344afmr7980428pfe.20.1650293366702; Mon, 18 Apr 2022 07:49:26 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6a00:188c:b0:50a:648d:34ab with SMTP id x12-20020a056a00188c00b0050a648d34abls3440733pfh.8.gmail; Mon, 18 Apr 2022 07:49:26 -0700 (PDT) X-Received: by 2002:a63:8f5b:0:b0:39d:c4bb:7516 with SMTP id r27-20020a638f5b000000b0039dc4bb7516mr10590132pgn.477.1650293366000; Mon, 18 Apr 2022 07:49:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1650293365; cv=none; d=google.com; s=arc-20160816; b=pS+z46e/V7mQnppem67iiYWKTu5lIJutKzI7fBb0VWIxwu+02SaA9vwZaxT7TlpEm4 Ze4Akknd0w1iaAengQX/VpqluccKrPcUWLsh8/8kM9ckccFdNJNg8bMWUYGPgq87H61p /HJp4+YcuMiSUl7h36SBe9i2mjmNsHPXfcQ2USshmOtdTz32xHHOzIPmniuMdBkD2ORt euab1ncYPM3pQ7HN/lCjCs/3DKcvDnzazWGFq+O86erq8Jl2wpaxuKoQrooWWFpMmE7M etlcvgx0CcIEgC3i3zOg1gnpeXETcKmo/D29ZUwPes+2k6rWwlMC+RsOcOphXN6O5aaL /r2A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=nXqHrrzQtdh8pSmP2y2F+38JVIPmNbigJhmJsb130V4=; b=kdm5wQqtQdTuw0L147o4Yb4/vGbZMFmjvQ99rP3plNiUFosOHDPwNwrNMyuK1bvxPz laE3JBlq6gPt7JhnVuVlsXifQUdZWUi2CJyM06NkR3Pe2vA28mpUu0W91+LOy4896B32 KrcEkl6AETZDuiHAkw1gCs/39coQfIjEepleLDiJjsMZhyDvyB1hl62Mb6aEPnaTPV9r wGx0TP/dB/qWoer0XTv2ledRoAJ8zaEQOwa27FAUXkBWbcNqVQ+080W8RcBv/ar8wj6Z OqJ3HUyQy/WtF8PQzuxeTfUkgUQidngpmIoWWYjq/xi32UxSgoA69NAwdX0JmKL6JQnv v2Uw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=BRBieG2w; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id q30-20020a17090a752100b001cb45f88ce9sor2974965pjk.37.2022.04.18.07.49.25 for (Google Transport Security); Mon, 18 Apr 2022 07:49:25 -0700 (PDT) Received-SPF: pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:90b:1bc5:b0:1d2:699a:54e3 with SMTP id oa5-20020a17090b1bc500b001d2699a54e3mr11111626pjb.136.1650293365633; Mon, 18 Apr 2022 07:49:25 -0700 (PDT) Received: from localhost.localdomain ([183.83.137.38]) by smtp.gmail.com with ESMTPSA id d6-20020a056a00244600b004f701135460sm13508532pfj.146.2022.04.18.07.49.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 18 Apr 2022 07:49:25 -0700 (PDT) From: Manoj Sai To: Rob Herring , Shawn Guo , Li Yang , Fabio Estevam , Krzysztof Kozlowski , Matteo Lisi Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, NXP Linux Team , linux-amarula@amarulasolutions.com, Jagan Teki , Catalin Marinas , Will Deacon , Rob Herring , Suniel Mahesh , Michael Nazzareno Trimarchi , Manoj Sai Subject: [PATCH v2 2/3] arm64: dts: imx8mp: Add Engicam i.Core MX8M Plus SoM Date: Mon, 18 Apr 2022 20:19:06 +0530 Message-Id: <20220418144907.327511-2-abbaraju.manojsai@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220418144907.327511-1-abbaraju.manojsai@amarulasolutions.com> References: <20220330191437.614065-2-abbaraju.manojsai@amarulasolutions.com> <20220418144907.327511-1-abbaraju.manojsai@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: abbaraju.manojsai@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=BRBieG2w; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , i.Core MX8M Plus is an EDIMM SoM based on NXP i.MX8M Plus from Engicam. General features: - NXP i.MX8M Plus - Up to 4GB LDDR4 - 8 eMMC - Gigabit Ethernet - USB 3.0, 2.0 Host/OTG - PCIe 3.0 interface - I2S - LVDS - rest of i.MX8M Plus features i.Core MX8M Plus needs to mount on top of Engicam baseboards for creating complete platform solutions. Add support for it. Signed-off-by: Manoj Sai Signed-off-by: Matteo Lisi Reviewed-by: Jagan Teki --- Changes for v2 : -corrected the naming convetion of nodes as per existing sources and bindings -added the iomux to the end as per nxp convention. --- .../dts/freescale/imx8mp-icore-mx8mp.dtsi | 184 ++++++++++++++++++ 1 file changed, 184 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi diff --git a/arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi new file mode 100644 index 000000000000..8f6e8ef4b009 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi @@ -0,0 +1,184 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2018 NXP + * Copyright (c) 2019 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/ { + compatible = "engicam,icore-mx8mp", "fsl,imx8mp"; +}; + +&A53_0 { + cpu-supply = <&buck2>; +}; + +&A53_1 { + cpu-supply = <&buck2>; +}; + +&A53_2 { + cpu-supply = <&buck2>; +}; + +&A53_3 { + cpu-supply = <&buck2>; +}; + +&i2c1 { + clock-frequency = <100000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c1>; + status = "okay"; + pmic@25 { + compatible = "nxp,pca9450c"; + reg = <0x25>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pmic>; + interrupt-parent = <&gpio3>; + interrupts = <1 IRQ_TYPE_LEVEL_LOW>; + regulators { + buck1: BUCK1 { + regulator-name = "BUCK1"; + regulator-min-microvolt = <720000>; + regulator-max-microvolt = <1000000>; + regulator-boot-on; + regulator-always-on; + regulator-ramp-delay = <3125>; + }; + + buck2: BUCK2 { + regulator-name = "BUCK2"; + regulator-min-microvolt = <720000>; + regulator-max-microvolt = <1025000>; + regulator-boot-on; + regulator-always-on; + regulator-ramp-delay = <3125>; + nxp,dvs-run-voltage = <950000>; + nxp,dvs-standby-voltage = <850000>; + }; + + buck4: BUCK4 { + regulator-name = "BUCK4"; + regulator-min-microvolt = <3000000>; + regulator-max-microvolt = <3600000>; + regulator-boot-on; + regulator-always-on; + }; + + buck5: BUCK5 { + regulator-name = "BUCK5"; + regulator-min-microvolt = <1650000>; + regulator-max-microvolt = <1950000>; + regulator-boot-on; + regulator-always-on; + }; + + buck6: BUCK6 { + regulator-name = "BUCK6"; + regulator-min-microvolt = <1045000>; + regulator-max-microvolt = <1155000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo1: LDO1 { + regulator-name = "LDO1"; + regulator-min-microvolt = <1650000>; + regulator-max-microvolt = <1950000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo3: LDO3 { + regulator-name = "LDO3"; + regulator-min-microvolt = <1710000>; + regulator-max-microvolt = <1890000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo5: LDO5 { + regulator-name = "LDO5"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + }; + }; +}; + +/* EMMC */ +&usdhc3 { + pinctrl-names = "default", "state_100mhz", "state_200mhz"; + pinctrl-0 = <&pinctrl_usdhc3>; + pinctrl-1 = <&pinctrl_usdhc3_100mhz>; + pinctrl-2 = <&pinctrl_usdhc3_200mhz>; + bus-width = <8>; + non-removable; + status = "okay"; +}; + +&iomuxc { + pinctrl_i2c1: i2c1grp { + fsl,pins = < + MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL 0x400001c3 + MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA 0x400001c3 + >; + }; + + pinctrl_pmic: pmicgrp { + fsl,pins = < + MX8MP_IOMUXC_NAND_CE0_B__GPIO3_IO01 0x41 + >; + }; + + pinctrl_usdhc3: usdhc3grp { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x190 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d0 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d0 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d0 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d0 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d0 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d0 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d0 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d0 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d0 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x190 + >; + }; + + pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x194 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d4 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d4 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d4 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d4 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d4 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d4 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d4 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d4 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d4 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x194 + >; + }; + + pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x196 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d6 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d6 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d6 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d6 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d6 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d6 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d6 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d6 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d6 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x196 + >; + }; +};