From patchwork Mon Apr 25 13:42:23 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manoj Sai X-Patchwork-Id: 1922 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pg1-f200.google.com (mail-pg1-f200.google.com [209.85.215.200]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 0E7D83F066 for ; Mon, 25 Apr 2022 15:43:01 +0200 (CEST) Received: by mail-pg1-f200.google.com with SMTP id o5-20020a639205000000b003ab492e038dsf1808727pgd.12 for ; Mon, 25 Apr 2022 06:43:00 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1650894179; cv=pass; d=google.com; s=arc-20160816; b=lbPIhinkj3dki03eNZnXkp5vMxmhjMQnUnGxwumrMkLG/01l2Bd0a0WUQU/RkQZ0Bl H2IWx/JI7HQMmNpxAfdVqbCzqgwL1zo3QRqe274fjdrTmaSm8iPUKyW9cDdBGQFRTmsv GkSjMi3KOBIz1fZSf7KLMFyiv6apj6mAWI7HiC8+Q+IlfeCuTRhPL24okvkWJRqbq587 IoAX9K0VSlqAhNG07R3Xp7dJ8vCfROFBU1pp3PJR2TT/KGyiG+b5BEWqD0hJIMKp+DE7 JbXerGAyGXWGU4Hnkabbl+0MjuNT/BdTcm6ZH59Cat6zJRXKNMQEdOC544G/MnF4C/32 t3SQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=lpnDFLBl7U40FEOsbiAp/JMqQgEX523L6WGjBDEEIgY=; b=o0wo7tU4tAqPPZR/CH5+CcFeFvKBJ/5OWyoIAuJ+MF3SAILQ4Y+ojTn1kC4KoCeapt Xk8nHT5YEhuTAWHpmBvWuJtfVuvYZiWuqOCcL9kKVSlvwUsp5Rq3rdMAdrg3Xrhe1anV 9dSddDwfqV8l+virCGN2Lza8Gj12bIVqI8MU0Gr9PD5lZ058QkCv9qWW/Pyq+lkZsooh 1Z96PukDWRs25jn2DIqhgBeXmsjP2/RDL+Bk8UpxbuE8DFQa4N7BWoOisIb5pDW2/naI ihUlneakEBLHm3RwjPrnXxDBlxCh5CCtpcTbATt2AXUtwoRcd7C0QLHr9krMmQfro2Fg 7tdA== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="CBgFr/wn"; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=lpnDFLBl7U40FEOsbiAp/JMqQgEX523L6WGjBDEEIgY=; b=KffYcR9cZeetphZ/hxUEhOv9bIcodgx7soWjUgYlyDT1LTgzqgZt8pJ/1NmPCQH5/B Oob6ZadV+VVFpeBkCzaRSv4uXKEDFv8mn/LbxSanGwoStZdO3Qf3ofSeRnAUfYrc6V0S 4TY0QqWjIYPs3nSNLRr67kYPQhkm1fTrXkI2U= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=lpnDFLBl7U40FEOsbiAp/JMqQgEX523L6WGjBDEEIgY=; b=avmfdDchBVUcGxEhjch4AC05radMO1k5R1cBT/+KBWOT5eN2aphmHaJA5gx5J6sMad Ga6uUkFtDZSzkbQYS5Nn4XdIztah8QWQagb6pJPV83RVyiaFupWbQiMpuugLFs5zpSQ8 u6jyourBxdUFPltTBoUU1OxOII9SA8aLYq4BsvNuG8hLJGPpQ83yKNtbZtc3XeAodp0+ Jq/gGrRCBikgDYdHAIQq1zpJsiHNYFV/JmFpwYrn8+tRehH/bgZXWy6QFEjwXvHVoWhm MhIl7L+bbr72+09AqKDemTdW4ZskiVfcq+s6cU12r4dwU/qTZXGin20SAtqxp2/BJSK0 k1Rg== X-Gm-Message-State: AOAM532UuasV5ji1cC4GoGTOL6HN8H4DoZistog9sDgEECRX3q3wxUXI phhIsUUvbLfs8Hegds+Ce/sU2wIB X-Google-Smtp-Source: ABdhPJxSl41V+uNTxkXpYJwwJujPS9xQakA7+zZlwatjdvY3/3lJOFK/5kIgMcpBFJhK90uEa453pg== X-Received: by 2002:a63:fa4d:0:b0:3ab:7a48:b2b7 with SMTP id g13-20020a63fa4d000000b003ab7a48b2b7mr686776pgk.519.1650894179793; Mon, 25 Apr 2022 06:42:59 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6a00:22c6:b0:50a:6f7b:bb0b with SMTP id f6-20020a056a0022c600b0050a6f7bbb0bls4249963pfj.3.gmail; Mon, 25 Apr 2022 06:42:59 -0700 (PDT) X-Received: by 2002:a63:c002:0:b0:3aa:389d:a05e with SMTP id h2-20020a63c002000000b003aa389da05emr15239728pgg.431.1650894179004; Mon, 25 Apr 2022 06:42:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1650894179; cv=none; d=google.com; s=arc-20160816; b=Cn/RRK51KFCEUq9+lIJ5oZ3XAJJ/dXZfaKPuKFu2x8JpU84vJ5E0SKFs7LgUPjK03a VQ0mk0EY/t6qsVp7LJzgTECFLW8b8nln5P0u/FfE0Y3FkQh9sN5JBZ7TEPPfdJcHtc32 /mfp3qXLqr04KA/x67WR9WsEcSjqv5l55xii1ub9D5S7cB+fNHyUq26BTA9KOxQC3/F0 sPgp0DU3Ow1rfX50Fvzmr27bnszZgHjGUZE/eg55oC05+9K3BMaQGH8QcHy5g8uew+bf R88MvdrO6EDC1EToIucXKLcjk6ETzT72fjXxikpwTcj36Aiy1VPbpaUn4/ca0kjJXi85 rPQw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=QtYPSm9oSbFQeZNqnGUrjmQxFrmgVwpq2/2TKTH9v0g=; b=0KxD4RrMuff+Yy6+rs8YIFZiR+EpSTjREFHdIGK1HfHX+lPNYMxSNrRKf2ydXXIJFZ flR9w7Yreds7v2idUL7tltp0KcV21sUrucgxSjyCzsLq975r/N3UIdOmnAqcPORLvLnI WpJI4MZU8Lgz6XkXNiADApj2DN7c9F7Lqvep5/eMlnd7wpu1ZmygSV1NKS43arxSmZxy IvjBOxqZY+bFMLT400B4DXQ1TLZzESdIhrbqRyR2AAoQpWb3RHdPODJVfIQhqd9TPSRW yEtnPGBT0pxskeF4WXN2Bu3TUB5K1BXIAHnGicIbJKVzpt6g/JHhF/Vs61DZtWq2atC0 BLMQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="CBgFr/wn"; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id 13-20020a170902c20d00b00158519f4890sor1321503pll.130.2022.04.25.06.42.58 for (Google Transport Security); Mon, 25 Apr 2022 06:42:58 -0700 (PDT) Received-SPF: pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:902:b696:b0:156:b63:6bed with SMTP id c22-20020a170902b69600b001560b636bedmr17732140pls.24.1650894178740; Mon, 25 Apr 2022 06:42:58 -0700 (PDT) Received: from localhost.localdomain ([183.83.137.38]) by smtp.gmail.com with ESMTPSA id c9-20020a63a409000000b0039912d50806sm9810089pgf.87.2022.04.25.06.42.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 25 Apr 2022 06:42:58 -0700 (PDT) From: Manoj Sai To: Rob Herring , Shawn Guo , Li Yang , Fabio Estevam , Krzysztof Kozlowski , Matteo Lisi Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, NXP Linux Team , linux-amarula@amarulasolutions.com, Jagan Teki , Catalin Marinas , Will Deacon , Rob Herring , Suniel Mahesh , Michael Nazzareno Trimarchi , Manoj Sai Subject: [PATCH v3 2/3] arm64: dts: imx8mp: Add Engicam i.Core MX8M Plus SoM Date: Mon, 25 Apr 2022 19:12:23 +0530 Message-Id: <20220425134224.368908-2-abbaraju.manojsai@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220425134224.368908-1-abbaraju.manojsai@amarulasolutions.com> References: <20220418144907.327511-2-abbaraju.manojsai@amarulasolutions.com> <20220425134224.368908-1-abbaraju.manojsai@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: abbaraju.manojsai@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="CBgFr/wn"; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , i.Core MX8M Plus is an EDIMM SoM based on NXP i.MX8M Plus from Engicam. General features: - NXP i.MX8M Plus - Up to 4GB LDDR4 - 8 eMMC - Gigabit Ethernet - USB 3.0, 2.0 Host/OTG - PCIe 3.0 interface - I2S - LVDS - rest of i.MX8M Plus features i.Core MX8M Plus needs to mount on top of Engicam baseboards for creating complete platform solutions. Add support for it. Signed-off-by: Manoj Sai Signed-off-by: Matteo Lisi Reviewed-by: Jagan Teki --- Changes for v3 : - added the newline between properties and child node . - modified the pmic node as per previous updations . - arranged the nodes and its properties as per alphabetical order . Changes for v2 : - corrected the naming convetion of nodes as per existing sources and bindings - added the iomux to the end as per nxp convention. --- .../dts/freescale/imx8mp-icore-mx8mp.dtsi | 186 ++++++++++++++++++ 1 file changed, 186 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi -- 2.25.1 diff --git a/arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi new file mode 100644 index 000000000000..5116079cce22 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mp-icore-mx8mp.dtsi @@ -0,0 +1,186 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2018 NXP + * Copyright (c) 2019 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/ { + compatible = "engicam,icore-mx8mp", "fsl,imx8mp"; +}; + +&A53_0 { + cpu-supply = <&buck2>; +}; + +&A53_1 { + cpu-supply = <&buck2>; +}; + +&A53_2 { + cpu-supply = <&buck2>; +}; + +&A53_3 { + cpu-supply = <&buck2>; +}; + +&i2c1 { + clock-frequency = <100000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c1>; + status = "okay"; + + pca9450: pmic@25 { + compatible = "nxp,pca9450c"; + interrupt-parent = <&gpio3>; + interrupts = <1 IRQ_TYPE_LEVEL_LOW>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pmic>; + reg = <0x25>; + + regulators { + buck1: BUCK1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <720000>; + regulator-max-microvolt = <1000000>; + regulator-name = "BUCK1"; + regulator-ramp-delay = <3125>; + }; + + buck2: BUCK2 { + nxp,dvs-run-voltage = <950000>; + nxp,dvs-standby-voltage = <850000>; + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <1025000>; + regulator-min-microvolt = <720000>; + regulator-name = "BUCK2"; + regulator-ramp-delay = <3125>; + }; + + buck4: BUCK4 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <3600000>; + regulator-min-microvolt = <3000000>; + regulator-name = "BUCK4"; + }; + + buck5: BUCK5 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <1950000>; + regulator-min-microvolt = <1650000>; + regulator-name = "BUCK5"; + }; + + buck6: BUCK6 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <1155000>; + regulator-min-microvolt = <1045000>; + regulator-name = "BUCK6"; + }; + + ldo1: LDO1 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <1950000>; + regulator-min-microvolt = <1650000>; + regulator-name = "LDO1"; + }; + + ldo3: LDO3 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <1890000>; + regulator-min-microvolt = <1710000>; + regulator-name = "LDO3"; + }; + + ldo5: LDO5 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <3300000>; + regulator-min-microvolt = <1800000>; + regulator-name = "LDO5"; + }; + }; + }; +}; + +/* EMMC */ +&usdhc3 { + bus-width = <8>; + non-removable; + pinctrl-names = "default", "state_100mhz", "state_200mhz"; + pinctrl-0 = <&pinctrl_usdhc3>; + pinctrl-1 = <&pinctrl_usdhc3_100mhz>; + pinctrl-2 = <&pinctrl_usdhc3_200mhz>; + status = "okay"; +}; + +&iomuxc { + pinctrl_i2c1: i2c1grp { + fsl,pins = < + MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL 0x400001c3 + MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA 0x400001c3 + >; + }; + + pinctrl_pmic: pmicgrp { + fsl,pins = < + MX8MP_IOMUXC_NAND_CE0_B__GPIO3_IO01 0x41 + >; + }; + + pinctrl_usdhc3: usdhc3grp { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x190 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d0 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d0 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d0 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d0 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d0 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d0 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d0 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d0 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d0 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x190 + >; + }; + + pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x194 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d4 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d4 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d4 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d4 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d4 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d4 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d4 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d4 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d4 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x194 + >; + }; + + pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x196 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d6 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d6 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d6 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d6 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d6 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d6 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d6 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d6 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d6 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x196 + >; + }; +};