From patchwork Fri Aug 26 12:33:35 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manoj Sai X-Patchwork-Id: 2307 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id DBDDC3F0CD for ; Fri, 26 Aug 2022 14:34:05 +0200 (CEST) Received: by mail-pl1-f200.google.com with SMTP id z18-20020a170903019200b00172dd6da065sf1084565plg.14 for ; Fri, 26 Aug 2022 05:34:05 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1661517244; cv=pass; d=google.com; s=arc-20160816; b=ojTN8p2rfLStZVhXfD75M5MBo8v95NZ8lqrf4rmqRs3HpSX+feIEInWsVrp7d8krVc NrUdUNGKHcT/uHlz3fmwI/Yi5hbx+Snjwde6FyK6KQFieIuQFOH45qNOZmIVIoGKT8KS I3sa9vVAL+Qjl5NxOBN2XcG9ZVwaw6OYrm11iuPMLSBNTrk4qt+Y/Q531tuMR7DrUW8Z 2B8jY8eg/OOMsRra3UVCGP98gVkF6EC4dcMzWf6xOKKVn0SKVefwaA/wC7ZrkJwql/aE P6ZK3VNRgdJ2MisE5fKHKtmFU0iedjSItvqRv8yw6/lHqcg+t0ht636OHPo/Tvwk9d6e Uu+w== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=n+RQYDrW6VokhdQqEZl6zMxXKKIFpiq8XkIr7hOuXNc=; b=cWUKL2APg43z0qLpPdj5VcIaE7FZ4wGI0u7EtRtBu1chXkuugfeNyI8TtEBQYH7OjG RuUA5dhU+0Y+YvaPbQn54f8UXMrH5aBex3RMOjw7KzgDD48djTdVD8Lz6aJhyKS11ibB lsefqmZnF3SEHUfnqbzGlao/7Xx/10KgRHRVhL44Fxp3/FhF4XddlzKtMafaN6awVRkk D63N8RdVRhhC7D6VDm7UFdKF2FrXzoqju2WMq50kE+Ylv2yXq63pCiKjAE1sHGUTXWi9 lLX1rpHajx+YWB4N03DVer82DEPkwamNjfryMML8aFX3GdoiIVqS41m5h0kLdRXN5oAy X5sg== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=JyKI+jpt; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc; bh=n+RQYDrW6VokhdQqEZl6zMxXKKIFpiq8XkIr7hOuXNc=; b=EL8TfrpcbQRLy59gvq0dhl0GJpiQVtP5C27/i8a0aV5v8rN+Tfv+73/B+Ldho7H4VB h5BfzrFVSsb5lqPE5rszz5Y5gQ0yA4EdxWCbS1d22BG/MoZXxYoE6jPP9IBUy8HYRaiI Ow61eZIV0fBm6ogcc4eDPGLGjIDLWAdUm3LrU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-gm-message-state:from:to:cc; bh=n+RQYDrW6VokhdQqEZl6zMxXKKIFpiq8XkIr7hOuXNc=; b=FsRGWzC9en85THY0pmRHXSSwUjHfz0gCDab0s/TTsr+4RGb4PTqjYMcBaFZBPJqfSk TpKoOHV5noE9eVRlO5V52otGI9TvcfsR/EVCkUntLhL1ABR28nxW9jfkXYmzcdYKr6lG JoBVwJAIk9s4iSIx1nGKoFHOwe4wS+Blmlvd9p/9RWuSl4+WG+Uw6L026z0f3KpV5ZRZ TfnuZR+HyywDeVmmiAOFBghVKHqFi3FzemEpVgWs5dj9pUb0q+JIy5bwmJiqmyXdJA8z TNTlN18kkE6bf28TOpHbJ4JchddlxepvzKHYbQ/vg0GqPJxt0fyhk+J/mxCRfAZrZvye fghg== X-Gm-Message-State: ACgBeo2pCIEhV5KxBNxx8V4oGEL1oADjSGdXf5zFrRO3B4ImedSg64f8 YGyOBCwhNnMkWu1F+2PUu5eKksJQ X-Google-Smtp-Source: AA6agR7+eMGoXCskqrhHZM65ooMl+XUphSy8QRpiaYMwJgVhHTepZSE+WMSMxl3I6UZNLF0NqF4Njg== X-Received: by 2002:a17:903:24c:b0:172:7090:64a4 with SMTP id j12-20020a170903024c00b00172709064a4mr3596543plh.124.1661517244470; Fri, 26 Aug 2022 05:34:04 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:903:120d:b0:16e:ebfe:70e9 with SMTP id l13-20020a170903120d00b0016eebfe70e9ls1470264plh.2.-pod-prod-gmail; Fri, 26 Aug 2022 05:34:03 -0700 (PDT) X-Received: by 2002:a17:902:e887:b0:16e:ef31:416b with SMTP id w7-20020a170902e88700b0016eef31416bmr3595161plg.51.1661517243508; Fri, 26 Aug 2022 05:34:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1661517243; cv=none; d=google.com; s=arc-20160816; b=krp4/BtjZwtJMTdy1OpJnLlL+CnCaVbu6ta67CLbn0mpv6bAvIivPrOh8Sdp9kvI6x 5xKHT/13aULHqqbqfwWwC35Z9aS3DFysEeP34+wPO5+og8A6uASV5gH3iCTwtUYPrekK 6xmr0DUVpNBm324BpTR5D3udjGRNhXyeTC+iY9g3cr3rSajm12HfTEgzQyF4F6jYFRYp reRR0TCYIURJhK3OYMYozTKP375gKHGKZTudKrYapO4KcIQGk5NErqU7lf7ib10DGtcJ vHIMunBgOBavfwHV+JoYum9nt4KOkjCNKMNtEiF+gWkJKRGZkEtFYxf7ws44qdRtRIuO xJHw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Te70GU9VMg8bgzNPfy3weRoHyiYBVRXJmIld6pWRl54=; b=u9PSg1oU0WQ59HTidtMsoxk7Td/HjoI9tQWcl49UYwtmVFxyyNupN1GKS4+3CJXU3b edLFvs3ZzNPAJa/8/pkWX13CvAQJqV+bgl8NoBuRbSpnwLqoKUE9rQIRxy1ah5p0NHW5 Q0YRKVVmWd0VuQTjQTRkFsmZ1SXXFKOTHFXP0P7dngOuoAkf7LiZJdr5HnP+ly20mZ1z pU8WbNB+Gv5+GnCwI/ITNfya/Q4kXSAOVLHXB9HEAu1LR0edjgpfWOEKbsBsZitjq4dW aJnHAJ6uMeRTp5JIiDepi5Y2ilv2cZQ1lkQ2+tRdaJaUgPDXAhIVhYgrvyd1oaFzWxf2 7B9w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=JyKI+jpt; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id q34-20020a17090a1b2500b001fad981f029sor946404pjq.40.2022.08.26.05.34.03 for (Google Transport Security); Fri, 26 Aug 2022 05:34:03 -0700 (PDT) Received-SPF: pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:90b:1a8f:b0:1fb:6f83:81b3 with SMTP id ng15-20020a17090b1a8f00b001fb6f8381b3mr4130643pjb.205.1661517243137; Fri, 26 Aug 2022 05:34:03 -0700 (PDT) Received: from localhost.localdomain ([183.83.136.224]) by smtp.gmail.com with ESMTPSA id x14-20020a1709027c0e00b0016c78f9f024sm1498243pll.104.2022.08.26.05.33.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 26 Aug 2022 05:34:02 -0700 (PDT) From: Manoj Sai To: Stefano Babic , Fabio Estevam , Peng Fan , Marek Vasut , Ye Li , Marcel Ziswiler , Tim Harvey Cc: Matteo Lisi , "NXP i . MX U-Boot Team" , linux-amarula@amarulasolutions.com, u-boot@lists.denx.de, Jagan Teki , Suniel Mahesh , Michael Nazzareno Trimarchi , Manoj Sai Subject: [PATCH v2 1/3] arm64: dts: imx8mp: Add Engicam i.Core MX8M Plus SoM Date: Fri, 26 Aug 2022 18:03:35 +0530 Message-Id: <20220826123337.85484-1-abbaraju.manojsai@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220822090657.1066913-2-abbaraju.manojsai@amarulasolutions.com> References: <20220822090657.1066913-2-abbaraju.manojsai@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: abbaraju.manojsai@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=JyKI+jpt; spf=pass (google.com: domain of abbaraju.manojsai@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=abbaraju.manojsai@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , i.Core MX8M Plus is an EDIMM SoM based on NXP i.MX8M Plus from Engicam. General features: - NXP i.MX8M Plus - Up to 4GB LDDR4 - 8 eMMC - Gigabit Ethernet - USB 3.0, 2.0 Host/OTG - PCIe 3.0 interface - I2S - LVDS - rest of i.MX8M Plus features i.Core MX8M Plus needs to mount on top of Engicam baseboards for creating complete platform solutions. Add support for it. Sync the i.Core MX8M Plus is an EDIMM SoM based on NXP i.MX8M Plus from Engicam devicetree file from linux-next tree. commit (arm64: dts: imx8mp: Add Engicam i.Core MX8M Plus SoM) Signed-off-by: Manoj Sai Signed-off-by: Jagan Teki --- Changes for v2 : - Fixed double Signed-Off-by addition in Commit Message . --- arch/arm/dts/imx8mp-icore-mx8mp.dtsi | 186 +++++++++++++++++++++++++++ 1 file changed, 186 insertions(+) create mode 100644 arch/arm/dts/imx8mp-icore-mx8mp.dtsi diff --git a/arch/arm/dts/imx8mp-icore-mx8mp.dtsi b/arch/arm/dts/imx8mp-icore-mx8mp.dtsi new file mode 100644 index 0000000000..5116079cce --- /dev/null +++ b/arch/arm/dts/imx8mp-icore-mx8mp.dtsi @@ -0,0 +1,186 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2018 NXP + * Copyright (c) 2019 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/ { + compatible = "engicam,icore-mx8mp", "fsl,imx8mp"; +}; + +&A53_0 { + cpu-supply = <&buck2>; +}; + +&A53_1 { + cpu-supply = <&buck2>; +}; + +&A53_2 { + cpu-supply = <&buck2>; +}; + +&A53_3 { + cpu-supply = <&buck2>; +}; + +&i2c1 { + clock-frequency = <100000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c1>; + status = "okay"; + + pca9450: pmic@25 { + compatible = "nxp,pca9450c"; + interrupt-parent = <&gpio3>; + interrupts = <1 IRQ_TYPE_LEVEL_LOW>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pmic>; + reg = <0x25>; + + regulators { + buck1: BUCK1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <720000>; + regulator-max-microvolt = <1000000>; + regulator-name = "BUCK1"; + regulator-ramp-delay = <3125>; + }; + + buck2: BUCK2 { + nxp,dvs-run-voltage = <950000>; + nxp,dvs-standby-voltage = <850000>; + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <1025000>; + regulator-min-microvolt = <720000>; + regulator-name = "BUCK2"; + regulator-ramp-delay = <3125>; + }; + + buck4: BUCK4 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <3600000>; + regulator-min-microvolt = <3000000>; + regulator-name = "BUCK4"; + }; + + buck5: BUCK5 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <1950000>; + regulator-min-microvolt = <1650000>; + regulator-name = "BUCK5"; + }; + + buck6: BUCK6 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <1155000>; + regulator-min-microvolt = <1045000>; + regulator-name = "BUCK6"; + }; + + ldo1: LDO1 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <1950000>; + regulator-min-microvolt = <1650000>; + regulator-name = "LDO1"; + }; + + ldo3: LDO3 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <1890000>; + regulator-min-microvolt = <1710000>; + regulator-name = "LDO3"; + }; + + ldo5: LDO5 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <3300000>; + regulator-min-microvolt = <1800000>; + regulator-name = "LDO5"; + }; + }; + }; +}; + +/* EMMC */ +&usdhc3 { + bus-width = <8>; + non-removable; + pinctrl-names = "default", "state_100mhz", "state_200mhz"; + pinctrl-0 = <&pinctrl_usdhc3>; + pinctrl-1 = <&pinctrl_usdhc3_100mhz>; + pinctrl-2 = <&pinctrl_usdhc3_200mhz>; + status = "okay"; +}; + +&iomuxc { + pinctrl_i2c1: i2c1grp { + fsl,pins = < + MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL 0x400001c3 + MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA 0x400001c3 + >; + }; + + pinctrl_pmic: pmicgrp { + fsl,pins = < + MX8MP_IOMUXC_NAND_CE0_B__GPIO3_IO01 0x41 + >; + }; + + pinctrl_usdhc3: usdhc3grp { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x190 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d0 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d0 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d0 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d0 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d0 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d0 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d0 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d0 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d0 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x190 + >; + }; + + pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x194 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d4 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d4 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d4 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d4 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d4 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d4 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d4 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d4 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d4 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x194 + >; + }; + + pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp { + fsl,pins = < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x196 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d6 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d6 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d6 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d6 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d6 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d6 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d6 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d6 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d6 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x196 + >; + }; +};