From patchwork Sun Aug 28 13:33:26 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 2315 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id AEAA740F47 for ; Sun, 28 Aug 2022 15:33:43 +0200 (CEST) Received: by mail-ed1-f71.google.com with SMTP id z20-20020a05640235d400b0043e1e74a495sf4069898edc.11 for ; Sun, 28 Aug 2022 06:33:43 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1661693623; cv=pass; d=google.com; s=arc-20160816; b=LsZDV3jdqCTm+pv65+MYIkvFxBHdft6D/gSlklXqsiTWZvWg/BFw9fgv+QADc2LQDm GV9NvHbsmVM2rRGscuKe86dfmEHVMDTUMQvIlIdG7kSOcohTAjYkU+R1EmFQG1K6OguJ 4JrPMe4cEaO6NnkrTGPdWLuXKyZ7RhfW10AXqh/yu0mhEGHHFrEUTYZFKAx4G2MkK8ai f0IGzWRt3PPzhkt88OJALZhIcyY45tHIxT9YOsYkVL2F8AyMi1RDROCrUoPQBbrWqrmW XoN60xTb9NPuMoxNSJSgZQ8BSkWHgELClMi1xVyi00M09zIgMziP+XGxKrGmCbcEYp9x g8tA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=TAhZSbIGc69MS57ANMCvu+zLEXnmmAtyMUVN9Slx0nU=; b=pxHv5xdvL/k5ue5qfvCUHX8VMxe2v8NmJJEeBX3/Dn4pR1K5NKu20wjS6l/wZ/9LvY IqYBMOZbHRFb+Zg/x2j9EkHx3nmEm12Oz+tyWavcXg/xMoPma5vRZyNNsZDn7OxS983z 9y9zSO3H2uMHGSgGzx7LvXH5Cl9SZ6EPJ8MMzon1InSyY5HfvyfSHYK6l5zA8afYCC0y n9orYxRLQv55YGD+Lqx9IuD+21WbrdrZp609dXXb+gw6Gln+mlAexX0D91RlAM20Lnu7 pkLR8z6s0SXBjNKy3QFLuJEguUglDQMUB82txx60PzsK3pXqze1AFkomdm13VZOAXUNj CTTQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=mGwOSs8u; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc; bh=TAhZSbIGc69MS57ANMCvu+zLEXnmmAtyMUVN9Slx0nU=; b=c8W4SkJuJioX0g+mqRi6DoRlKgeE6ob4r9zsOB35NFcZRLH5r+wDp9Nwh/sGLpFLuk Zf22P3gcTc2xlOKrUUD3uzMXrqsydC2ERzRxCpZsLhRYn++OZmHZROwL8ZJPr60gsBCk Ly7AKlhLT9NoBMaRTapPrOPh7tjSAoOs2IrXM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-gm-message-state:from:to:cc; bh=TAhZSbIGc69MS57ANMCvu+zLEXnmmAtyMUVN9Slx0nU=; b=ahSZHAvmdP2OPpq5ti/7rX+DiRDUs2HM1FRN5JKKsyQxL057YzLb2Q6a1hCinAcGmm gzimbH/Qs8ZQyQMBqSZaXhPmHbwyI7JxIzG2KvimtKtt2uDZbwCwAJ9yvRd0lIbUe9An HZAfI7eLZiitknZV5WjSqIC17e6HufVYcl1ZE7Zz/3vZrqbCMY033ioQRHqZTZORMIUQ eAG/oYrsPGsc0OJliV+8kJnHhvT6zBQuK3OKSJXAbtsN60WxC4IYfYhE4Vlojk2dzOP7 ixUAnchfzkIr80ueNtLbmHrPJeXwO7a43/bfwTeM7uk97knnKA7cc9xRVgRBc029YAQU cAAA== X-Gm-Message-State: ACgBeo3zjqavUHslRrc47sLVSmVZEYMlwT8xc4OfXQnP5MFajs0B6jL+ Cd9mFuv9rIyqOkHeH4VdAxUEZ8fB X-Google-Smtp-Source: AA6agR6aYNZbFDu/84bf8rtRGpGnHknEVLgieng6UHTJeRMXUdY/hNzJrY381kBerhuTIRm0N2fOjw== X-Received: by 2002:a05:6402:2751:b0:443:d90a:43d4 with SMTP id z17-20020a056402275100b00443d90a43d4mr13749316edd.368.1661693623461; Sun, 28 Aug 2022 06:33:43 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:906:2e8b:b0:726:abf9:5f2e with SMTP id o11-20020a1709062e8b00b00726abf95f2els3894797eji.9.-pod-prod-gmail; Sun, 28 Aug 2022 06:33:42 -0700 (PDT) X-Received: by 2002:a17:906:c153:b0:741:78ac:853e with SMTP id dp19-20020a170906c15300b0074178ac853emr1468349ejc.191.1661693619300; Sun, 28 Aug 2022 06:33:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1661693619; cv=none; d=google.com; s=arc-20160816; b=WCwIctWd8I4ouj0mh+6vK3ulCWiZ9ETV9cnty5hM4U6kV24tE6ceawwdbRhbrsLQPg 8TS/74ektY1Ap22FPGduwZAnM52HuLCLQDHEF1amYy1sDrGm8YyHBooLntrFUpg0nNDl 2rypX5QTWDrQxPKQrN/UYWW54LAnhCuIwZ7yrAsaX003KBs9omu1uXCJB8uibyzd+OoT mE5jlP2dbbmFtfnESNU1+Rg8pCdssokVJWkwyJKKbo+WSiG8W+Vnsa+LPFOysHDJpGat dhmEIf87moDtSOSOVXJe+KQ/qv+I2UZrMNkI/u9pcYgOIMz4ZYBtVUkd2V4xBepL6DgL +O6g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=b/btFehREFVzIjnfwZ0fR/od68XSqMjGfHOju/rQyoU=; b=JC/59tK6DHS/PMsxPF6gqZ/JhvVOuJtkW5/H3T+BE65EhVmC5M89iZLk7aMkBTN+qO r/mJqdWI7v2I9Vw/k8iELCfxzethr/3KKrRQISYuQGAm2xeDbN5Rh1xqz+pcqIQHT7rb ZkSTyIzgtjhgjg9FJrk+aONBojblr4UqWVv+M0HYKTqogZLYuPnpkJYBg/rlEp6d/82d cP4OzxmPlrZufdMRKuB47ttkaIEazXqZrCQ9bKX/2HElRfA5djVkEOalJ/Bu76kcAxLG IbMlj2x28OsPRJ81bRZzYWnQW5ik3w/IhTg3M3IupNiOdgrowgxm1PCWFe6YFOjsTcs9 C87w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=mGwOSs8u; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id se19-20020a170906ce5300b0073e484fcbcfsor2276642ejb.17.2022.08.28.06.33.39 for (Google Transport Security); Sun, 28 Aug 2022 06:33:39 -0700 (PDT) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:906:eec7:b0:733:189f:b07a with SMTP id wu7-20020a170906eec700b00733189fb07amr10600791ejb.230.1661693619043; Sun, 28 Aug 2022 06:33:39 -0700 (PDT) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-79-31-31-9.retail.telecomitalia.it. [79.31.31.9]) by smtp.gmail.com with ESMTPSA id u26-20020a1709064ada00b007313a25e56esm3247669ejt.29.2022.08.28.06.33.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 28 Aug 2022 06:33:38 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: Marc Kleine-Budde , Alexandre Torgue , michael@amarulasolutions.com, Amarula patchwork , Vincent Mailhol , Krzysztof Kozlowski , Rob Herring , Dario Binacchi , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Krzysztof Kozlowski , Maxime Coquelin , Paolo Abeni , Rob Herring , Wolfgang Grandegger , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-can@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, netdev@vger.kernel.org Subject: [RFC PATCH v3 1/4] dt-bindings: net: can: add STM32 bxcan DT bindings Date: Sun, 28 Aug 2022 15:33:26 +0200 Message-Id: <20220828133329.793324-2-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220828133329.793324-1-dario.binacchi@amarulasolutions.com> References: <20220828133329.793324-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=mGwOSs8u; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add documentation of device tree bindings for the STM32 basic extended CAN (bxcan) controller. Signed-off-by: Dario Binacchi --- Changes in v3: - Remove 'Dario Binacchi ' SOB. - Add description to the parent of the two child nodes. - Move "patterProperties:" after "properties: in top level before "required". - Add "clocks" to the "required:" list of the child nodes. Changes in v2: - Change the file name into 'st,stm32-bxcan-core.yaml'. - Rename compatibles: - st,stm32-bxcan-core -> st,stm32f4-bxcan-core - st,stm32-bxcan -> st,stm32f4-bxcan - Rename master property to st,can-master. - Remove the status property from the example. - Put the node child properties as required. .../bindings/net/can/st,stm32-bxcan.yaml | 142 ++++++++++++++++++ 1 file changed, 142 insertions(+) create mode 100644 Documentation/devicetree/bindings/net/can/st,stm32-bxcan.yaml diff --git a/Documentation/devicetree/bindings/net/can/st,stm32-bxcan.yaml b/Documentation/devicetree/bindings/net/can/st,stm32-bxcan.yaml new file mode 100644 index 000000000000..3278c724e6f5 --- /dev/null +++ b/Documentation/devicetree/bindings/net/can/st,stm32-bxcan.yaml @@ -0,0 +1,142 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/net/can/st,stm32-bxcan.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: STMicroelectronics bxCAN controller + +description: STMicroelectronics BxCAN controller for CAN bus + +maintainers: + - Dario Binacchi + +allOf: + - $ref: can-controller.yaml# + +properties: + compatible: + description: + It manages the access to the 512-bytes SRAM memory shared by the + two bxCAN cells (CAN1 master and CAN2 slave) in dual CAN peripheral + configuration. + enum: + - st,stm32f4-bxcan-core + + reg: + maxItems: 1 + + resets: + maxItems: 1 + + clocks: + description: + Input clock for registers access + maxItems: 1 + + '#address-cells': + const: 1 + + '#size-cells': + const: 0 + +patternProperties: + "^can@[0-9]+$": + type: object + description: + A CAN block node contains two subnodes, representing each one a CAN + instance available on the machine. + + properties: + compatible: + enum: + - st,stm32f4-bxcan + + st,can-master: + description: + Master and slave mode of the bxCAN peripheral is only relevant + if the chip has two CAN peripherals. In that case they share + some of the required logic, and that means you cannot use the + slave CAN without the master CAN. + type: boolean + + reg: + description: | + Offset of CAN instance in CAN block. Valid values are: + - 0x0: CAN1 + - 0x400: CAN2 + maxItems: 1 + + interrupts: + items: + - description: transmit interrupt + - description: FIFO 0 receive interrupt + - description: FIFO 1 receive interrupt + - description: status change error interrupt + + interrupt-names: + items: + - const: tx + - const: rx0 + - const: rx1 + - const: sce + + resets: + maxItems: 1 + + clocks: + description: + Input clock for registers access + maxItems: 1 + + additionalProperties: false + + required: + - compatible + - reg + - interrupts + - resets + - clocks + +required: + - compatible + - reg + - resets + - clocks + - '#address-cells' + - '#size-cells' + +additionalProperties: false + +examples: + - | + #include + #include + + can: can@40006400 { + compatible = "st,stm32f4-bxcan-core"; + reg = <0x40006400 0x800>; + resets = <&rcc STM32F4_APB1_RESET(CAN1)>; + clocks = <&rcc 0 STM32F4_APB1_CLOCK(CAN1)>; + #address-cells = <1>; + #size-cells = <0>; + + can1: can@0 { + compatible = "st,stm32f4-bxcan"; + reg = <0x0>; + interrupts = <19>, <20>, <21>, <22>; + interrupt-names = "tx", "rx0", "rx1", "sce"; + resets = <&rcc STM32F4_APB1_RESET(CAN1)>; + clocks = <&rcc 0 STM32F4_APB1_CLOCK(CAN1)>; + st,can-master; + }; + + can2: can@400 { + compatible = "st,stm32f4-bxcan"; + reg = <0x400>; + interrupts = <63>, <64>, <65>, <66>; + interrupt-names = "tx", "rx0", "rx1", "sce"; + resets = <&rcc STM32F4_APB1_RESET(CAN2)>; + clocks = <&rcc 0 STM32F4_APB1_CLOCK(CAN2)>; + }; + };