From patchwork Fri Sep 2 06:50:56 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 2338 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pj1-f69.google.com (mail-pj1-f69.google.com [209.85.216.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id B17283F080 for ; Fri, 2 Sep 2022 08:51:16 +0200 (CEST) Received: by mail-pj1-f69.google.com with SMTP id 2-20020a17090a0b8200b001fdb8fd5f29sf631761pjr.8 for ; Thu, 01 Sep 2022 23:51:16 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1662101475; cv=pass; d=google.com; s=arc-20160816; b=M45QaDlRlIj53aeYglULi0pj3ZE9uFhGqRypTaseNEgNWoB2vNugc5i92sGHlASr8j MvcOhzeWLl9F/Gq2LkmaMrTZqXVUSC/oTAGBTZxNd+FANj9F+Z5IfaXAwVnULCXyRu6f 6iPAPzAjofWIT9eITOKaFoyNhkkG1UFGnzuETOEfoTRQFw/fwuzV6JOz+rCrQlCKuFNf D+qJ3vkBgKnL9wfFjwkuf28gCinWkxoZue6+34toGvzj30di3BAtio9xWDVis/9mr2KB FZiGVDnePIzHz5CWN+LaE1VZgVUn0OniNWkPXFtizalIDLzuLjGbG+mOcbJAc1z70UPq SiAw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=nxfOuhjJxM6DZH20N/DHsuxlju9P1lBxzem/lnT5u6w=; b=KEGyJWaCtMspkMQL8r5b6Bpxvwk34q3d3pN+KDvJvDxBQCTLuoulPVgnizCOY3nA/J NeMocd+e1flIIyaWJXq/Hek/DtFFNDLSkYPPqnr4D4recbU32ZYeWBq1BbunIOkPGKAN dEe6MfHhpLRBHc6AHwPLWqJDE64gLbUkOMckGMSaMN3BQ6t1Q6o3JnGfqjnfx/1fJRar 5QILER0l9mU5+F4T5ZPSnJuvYqGfuStkjKT4uf8RSlpOh+8lvDpowI8k+A+JS+D+nRoC lAupA4LBCbj9f3CdwmDmY149kOqYFPNO1RlSFNP35YeTH3Da9MuVUSyl5ELyB2yMQqi3 WwQQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=gdWMtBFh; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date; bh=nxfOuhjJxM6DZH20N/DHsuxlju9P1lBxzem/lnT5u6w=; b=nY66TtjWYsry3g1/hA4MgGjVD6vc/RL8/1FVtfdUWd1NPlKt/sf6/e3D5H+stGmaMH G00z2a49FFJfaxBu6y6ylVxcHdgdE3w3QD9KOKIJtrgtgQ5XZJzPf9vOQNZudJX9U4v6 p8VvKstcMQL4hd0VusCmuRVtW1uxEGEOp9XKE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-gm-message-state:from:to:cc:subject:date; bh=nxfOuhjJxM6DZH20N/DHsuxlju9P1lBxzem/lnT5u6w=; b=H8cTedpOcLV784WYX58A0nZlaZN1wFev/lh1CW8ISrapuMZGJ1hw1OWBe53WDhP8jR VdY6yva0FWM/9UQzsvBqCITmLYH+0PFjLJuecXEWO59MKMlhsLMVc+CWzjyDp3EJw7yR sBokQZU6PL1Mgm7Ms//CigMGWhzu2lI2CmLHRuaenRh0f+ZfZxNI+P9TXRbeDyHinuqh uM3NHV/h0c6lBbQn6va9qH2woengBdU9IlaefBElS8E+NOTScRDehvnPD8poFG7Acw9t CwzTbLhLJu6Zg/+0RwjKJPS/FphjEZ0/Qeuh4Q7vWaDr9ubj/0+O9aUI1/dz/8OQ9FoU +g6Q== X-Gm-Message-State: ACgBeo2KT2NytpoR9UEk8sljdpx0XTw92C5P/Krthv2LlG8aanS7LIlf P4S+hcJaZa/+4K+hT/tXqHeYIWOa X-Google-Smtp-Source: AA6agR5Czhq8hrcmv1c+R1p3DSedc50t+OxD+vBUrYqfjK/83HiF4J4hJb2lvlafezmljopJMKsr5g== X-Received: by 2002:a17:90a:7c08:b0:1fd:7118:aa88 with SMTP id v8-20020a17090a7c0800b001fd7118aa88mr3323676pjf.193.1662101475374; Thu, 01 Sep 2022 23:51:15 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a62:7b42:0:b0:53b:2c0a:3d43 with SMTP id w63-20020a627b42000000b0053b2c0a3d43ls1163082pfc.10.-pod-prod-gmail; Thu, 01 Sep 2022 23:51:14 -0700 (PDT) X-Received: by 2002:a63:5702:0:b0:42a:b77b:85b3 with SMTP id l2-20020a635702000000b0042ab77b85b3mr28603390pgb.263.1662101474441; Thu, 01 Sep 2022 23:51:14 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1662101474; cv=none; d=google.com; s=arc-20160816; b=z8XOkqcauRBriSl7V1wBzR3bY9g/8McW6+iuavqQpa/KLr9mya3wKcP3CebH8imt1E 3QXtlF0kcBlTKUkAaCBBYiyYQrosV7oga3JyUa68r3lj5utwwlQGn3BJffHR5iKjq5LY 1KEnFBGNDpdlJyqBngXEUIDUs5vlEx2liRf1lAuZOlaqjQyFMTuuz/UQ5s5l4OkjRehM TBO6H4Bx0ZHAnOlY2ySzcOC2aNCvFIdP5lFp6cszehFs1wep91DMaaaRw8dj9MREv/HB 2N1DHtoe3DO50zEFhNfjohWTNnQ+Jz2dYpAWkWexDkjt9o12eFshmbIPqebFM7Il+OqW g0Zw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=vZHYMRZyWlyW2jlBdgxed8KmgG5fMCMo0+ikPtTJWgQ=; b=OKIlLgIAs+7lMainsvy5cDe2ThQFV+vAFS78ARGVzFqJ15Y27NHnU3RzpDOyQf7jDv NrBJgEwW5vnGjhrCBXNcwGZJJo6ghxUdcfuLX+sEx3KAB2jGBQYyU0Y0fatRTgshFlVn fTmoJbvlUwFceFiqe9tUrh5eul5f5pII4H0PNs3iEVFE85mJFUxfiX5qnI8M+WDUfTfv 9yNZhyLbcsmhRjaSJfKM4pIJf7mkyHoV4Yw8SIAB0gKUJ00A/Y+7C4syXi4CzxXQsjm6 ZNqum+XCXPR9L9n/+Th6gvxpGH3qz/41VhiaUddxCUYdH/Twmd4aDNxr78qKi+E1OG5+ pq1A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=gdWMtBFh; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id i19-20020a170902e49300b00172eb2c66b7sor545474ple.34.2022.09.01.23.51.14 for (Google Transport Security); Thu, 01 Sep 2022 23:51:14 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:90a:748c:b0:1ff:f437:d36c with SMTP id p12-20020a17090a748c00b001fff437d36cmr2548512pjk.0.1662101474101; Thu, 01 Sep 2022 23:51:14 -0700 (PDT) Received: from localhost.localdomain ([2405:201:c00a:a073:e40:9bbb:af2b:bca3]) by smtp.gmail.com with ESMTPSA id e17-20020a17090301d100b00172a2a41064sm769815plh.298.2022.09.01.23.51.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 01 Sep 2022 23:51:13 -0700 (PDT) From: Jagan Teki To: Heiko Stuebner , Rob Herring , Krzysztof Kozlowski Cc: FUKAUMI Naoki , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH v4 2/3] arm64: dts: rockchip: Add RK3399-T OPP table Date: Fri, 2 Sep 2022 12:20:56 +0530 Message-Id: <20220902065057.97425-2-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220902065057.97425-1-jagan@amarulasolutions.com> References: <20220902065057.97425-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=gdWMtBFh; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , RK3399-T is down-clocked version of RK3399 SoC operated at 1.5GHz. Add CPU operating points table for it. Signed-off-by: FUKAUMI Naoki Signed-off-by: Jagan Teki --- Changes for v4: - update opp-table node names Changes for v3: - new patch .../arm64/boot/dts/rockchip/rk3399-t-opp.dtsi | 114 ++++++++++++++++++ 1 file changed, 114 insertions(+) create mode 100644 arch/arm64/boot/dts/rockchip/rk3399-t-opp.dtsi diff --git a/arch/arm64/boot/dts/rockchip/rk3399-t-opp.dtsi b/arch/arm64/boot/dts/rockchip/rk3399-t-opp.dtsi new file mode 100644 index 000000000000..1ababadda9df --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/rk3399-t-opp.dtsi @@ -0,0 +1,114 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2016-2017 Fuzhou Rockchip Electronics Co., Ltd + * Copyright (c) 2022 Radxa Limited + */ + +/ { + cluster0_opp: opp-table-0 { + compatible = "operating-points-v2"; + opp-shared; + + opp00 { + opp-hz = /bits/ 64 <408000000>; + opp-microvolt = <875000 875000 1250000>; + clock-latency-ns = <40000>; + }; + opp01 { + opp-hz = /bits/ 64 <600000000>; + opp-microvolt = <875000 875000 1250000>; + }; + opp02 { + opp-hz = /bits/ 64 <816000000>; + opp-microvolt = <900000 900000 1250000>; + }; + opp03 { + opp-hz = /bits/ 64 <1008000000>; + opp-microvolt = <975000 975000 1250000>; + }; + }; + + cluster1_opp: opp-table-1 { + compatible = "operating-points-v2"; + opp-shared; + + opp00 { + opp-hz = /bits/ 64 <408000000>; + opp-microvolt = <875000 875000 1250000>; + clock-latency-ns = <40000>; + }; + opp01 { + opp-hz = /bits/ 64 <600000000>; + opp-microvolt = <875000 875000 1250000>; + }; + opp02 { + opp-hz = /bits/ 64 <816000000>; + opp-microvolt = <875000 875000 1250000>; + }; + opp03 { + opp-hz = /bits/ 64 <1008000000>; + opp-microvolt = <925000 925000 1250000>; + }; + opp04 { + opp-hz = /bits/ 64 <1200000000>; + opp-microvolt = <1000000 1000000 1250000>; + }; + opp05 { + opp-hz = /bits/ 64 <1416000000>; + opp-microvolt = <1075000 1075000 1250000>; + }; + opp06 { + opp-hz = /bits/ 64 <1512000000>; + opp-microvolt = <1150000 1150000 1250000>; + }; + }; + + gpu_opp_table: opp-table-2 { + compatible = "operating-points-v2"; + + opp00 { + opp-hz = /bits/ 64 <200000000>; + opp-microvolt = <875000 875000 1150000>; + }; + opp01 { + opp-hz = /bits/ 64 <300000000>; + opp-microvolt = <875000 875000 1150000>; + }; + opp02 { + opp-hz = /bits/ 64 <400000000>; + opp-microvolt = <875000 875000 1150000>; + }; + opp03 { + opp-hz = /bits/ 64 <600000000>; + opp-microvolt = <975000 975000 1150000>; + }; + }; +}; + +&cpu_l0 { + operating-points-v2 = <&cluster0_opp>; +}; + +&cpu_l1 { + operating-points-v2 = <&cluster0_opp>; +}; + +&cpu_l2 { + operating-points-v2 = <&cluster0_opp>; +}; + +&cpu_l3 { + operating-points-v2 = <&cluster0_opp>; +}; + +&cpu_b0 { + operating-points-v2 = <&cluster1_opp>; +}; + +&cpu_b1 { + operating-points-v2 = <&cluster1_opp>; +}; + +&gpu { + operating-points-v2 = <&gpu_opp_table>; +};