From patchwork Fri Apr 19 07:00:17 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 242 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pg1-f198.google.com (mail-pg1-f198.google.com [209.85.215.198]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 900BF3F067 for ; Fri, 19 Apr 2019 09:00:30 +0200 (CEST) Received: by mail-pg1-f198.google.com with SMTP id d1sf2872787pgk.21 for ; Fri, 19 Apr 2019 00:00:30 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1555657229; cv=pass; d=google.com; s=arc-20160816; b=TZH8v1bwJqPQyPQWPKuunsGiyYm6Bta0RXDd5ib2Aiq3nKPu6jWSjSt4tRlmDrfwbr 1dEzg2ePuU6H7NCXfhd/43pPzyXLeFW2wsINp0psHb+odsN3yW4LEiiy7+/86ym+uurt XHanWdeainLAiqevNpXi1A1v2HNWWTXt2moLQdz/eewayWD8rGoNNOU16mPYzQXyh/+J 3M/lUXtHCHM+RKc8pcm4j/NvpkRRI8hj4xArm4F+/fadU1V+51sXYStknjzghSWuyqBm TJkuhFMYY09DrUAOz6z+omzVb/pBaBugHyjp+eUDUHje1O+7HI2c4oXwdaB6INQLEm0K YthA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:message-id:date:subject:cc:to :from:dkim-signature; bh=ByUaBVc8Cs9J/C+n4gfulSsJ/bhEAhQeHeIuaB7vyow=; b=NhNHuEuF3ZfDc9672LjcjdL3nZ3D7oiZbqYU9PAgLsrNguafj2/NxeAgWUsvnBZAOJ rMpqfcsTQKkbCQ6yY/lDqSq9msxnFFq6B6p4ZVueUPfd7dLrae1bEwFW6fQMLdTcX4yy Gf6y6S53eAbp1WYDRxUM7XHOWikq0+oFktkQpSwcGve98rMEYRK+2OTuIktTGWovVhMh RrHNQnnRC+uC5qFyUAjSpXTru2EeifLSuQ4fLo/dDOLOFDhkB+57fnZcfja4HvMDDQj+ r42IXhvWiaBa99lJBoU6uC1VhoaTad1EMepO+pxIBFs3GUjlC2MkUfCz3DeTjnimhury +aBg== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=kGnkgJk1; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :list-post:list-help:list-archive:list-unsubscribe; bh=ByUaBVc8Cs9J/C+n4gfulSsJ/bhEAhQeHeIuaB7vyow=; b=a8YQC2zUoOExOZMLywilxCizBZYiWfTPyV+RhPlMUgTeg2Fagr8sRbBgswO0HHIVpV JpXmFRdRbTHV3ylK203U0KXPwl8pMNqCj/E/yMmEpGvBQaDvQ41xZBF3vuJ8NmrXD3FS XMezd/jGzcAfox/r3fNL4fkyLPCohEsK5l9E8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :x-original-sender:x-original-authentication-results:precedence :mailing-list:list-id:x-spam-checked-in-group:list-post:list-help :list-archive:list-unsubscribe; bh=ByUaBVc8Cs9J/C+n4gfulSsJ/bhEAhQeHeIuaB7vyow=; b=jEpJCOVIcoYEnYdsKnHPI18paiMxuBhhMPG2h/Z1jb92V4Taus64L+9y3iRwaSQBdc BQVGf+nVEP8bWxPFD0I/9cG1yknqb+txnEI5XxXUL1DEdpHeQFys4OhIGy1SS73tr7ua XoDfIcNa4yBjar4w6bfLOAhyL8pIpcnDr5cgJZvmtI/yYEUU+ZoNsZunVmgzSnxHi299 meNtbElLtPILOOhp8vTkSC2f7lsand0wO2QPRbCOM9DeMp2/NC/hXXFKPbNo19sKs5XL st7ZzYIW/aWKWO9r6NyIRQr8qoK3GA078ZHfmYm1Mwgt76dBmwmiGqp68oBhR8QxQOAT FaCA== X-Gm-Message-State: APjAAAWXi9OKujfwhrBfZkJgXJRV+54mahfNMnIIddXh251tcbc93iGX bVjR73f5lNhJ5AiVXzDV1zftL34d X-Google-Smtp-Source: APXvYqzfoEBmdmz1GGVh80E2Ujah7eNlZ1FPNLCeO0sI1juVNGB4z0JU0dHbE9tGSVSCXDYbbEb/Rw== X-Received: by 2002:a63:c34c:: with SMTP id e12mr2330958pgd.279.1555657228955; Fri, 19 Apr 2019 00:00:28 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:aa7:8085:: with SMTP id v5ls1359481pff.5.gmail; Fri, 19 Apr 2019 00:00:28 -0700 (PDT) X-Received: by 2002:a62:75cd:: with SMTP id q196mr2244070pfc.70.1555657228516; Fri, 19 Apr 2019 00:00:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1555657228; cv=none; d=google.com; s=arc-20160816; b=a5aCJ4GIUBobIWFacqzr5hft9DcPmQu8PAATA3zaDUzBUtTPQSeaLMkaT/k9/8ui1w YaWlpUMYk1qZ1XW7h74IPEjEdFs1G14q2+wFUcWKMUfG+n7S2k0RLPwOgPjXe3z9kcCw 5nXvJSIWq8LI/Z9UhOASWU26mj8/juPgpl/hX9DkAygK+HTCc9Duys3i+iT3vLVHxIcK cZ0KXyAuMRB5f9xfjgghZNJwYd4k706tnGViIoc48jb5oI3atN6Ai3LkGvRrvjt3lGL7 G7p57xZ373hXCB8xKi0WNTOG318fU6bhwhNDx5hLl7fLLOk9P8k2k5227K902ihXZcih hJVw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dkim-signature; bh=A7nFpphK0eZJOvva/rNFbmvg/Bw9NU6dMXE1gM1MMZY=; b=u+cjVrxGIBmDouRz7ZqvEC8+eX7fqm4LNuVl8FewVJCL4xr6bwBzPuxA24Gq1Emydi gMXFL1IHSaQn5LxnJ3mFKGft2sSoDQ19+9T7Gx2R6ULmGPcktsBEl9Rs0Eb+5HgEytgY whzMLwktZGCcLxXRaBIOceS/M4gjrk5W5cobgPww6ALRvAg3iYeuCRs2shksPV6E5+Tl 3aHy1ZkrlcOPMr710tADf1ZjmbgtiCy6rfrIqE7PjQnPdnBVNMJDUI9CZ6AblGL4M17s Fq7l1Jbf5omhAXXnpTQs0rSp7doOj/NR4zsxqU3gPhqspxmwHuqgQfGc5dlIdlZZZBoT P4Ng== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=kGnkgJk1; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f65.google.com (mail-sor-f65.google.com. [209.85.220.65]) by mx.google.com with SMTPS id f1sor4812275pff.61.2019.04.19.00.00.28 for (Google Transport Security); Fri, 19 Apr 2019 00:00:28 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) client-ip=209.85.220.65; X-Received: by 2002:aa7:8b4c:: with SMTP id i12mr2197027pfd.189.1555657227853; Fri, 19 Apr 2019 00:00:27 -0700 (PDT) Received: from localhost.localdomain ([115.97.185.144]) by smtp.gmail.com with ESMTPSA id u6sm6004800pfm.10.2019.04.19.00.00.24 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 19 Apr 2019 00:00:26 -0700 (PDT) From: Jagan Teki To: Tom Rini , u-boot@lists.denx.de Cc: linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH v3] spi: Zap sh_spi driver-related code Date: Fri, 19 Apr 2019 12:30:17 +0530 Message-Id: <20190419070017.8724-1-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.18.0.321.gffc6fa0e3 MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=kGnkgJk1; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Dropped - sh_spi driver - CONFIG_SH_SPI,SH_SPI_BASE Dropped due to: - no active updates - no dm conversion - multiple pings for asking dm-conversion - no response for dm converted patch - driver-model migration expiry Signed-off-by: Jagan Teki --- Changes for v3: - rebase on master configs/sh7752evb_defconfig | 1 - configs/sh7753evb_defconfig | 1 - configs/sh7757lcr_defconfig | 1 - drivers/spi/Kconfig | 6 - drivers/spi/Makefile | 1 - drivers/spi/sh_spi.c | 249 ----------------------------------- drivers/spi/sh_spi.h | 67 ---------- include/configs/sh7752evb.h | 3 - include/configs/sh7753evb.h | 3 - include/configs/sh7757lcr.h | 3 - scripts/config_whitelist.txt | 1 - 11 files changed, 336 deletions(-) delete mode 100644 drivers/spi/sh_spi.c delete mode 100644 drivers/spi/sh_spi.h diff --git a/configs/sh7752evb_defconfig b/configs/sh7752evb_defconfig index b34709d1ea..425f194c95 100644 --- a/configs/sh7752evb_defconfig +++ b/configs/sh7752evb_defconfig @@ -38,5 +38,4 @@ CONFIG_SPI_FLASH_STMICRO=y CONFIG_SH_ETHER=y CONFIG_SCIF_CONSOLE=y CONFIG_SPI=y -CONFIG_SH_SPI=y CONFIG_USE_PRIVATE_LIBGCC=y diff --git a/configs/sh7753evb_defconfig b/configs/sh7753evb_defconfig index 857e90b86a..3904e1b39d 100644 --- a/configs/sh7753evb_defconfig +++ b/configs/sh7753evb_defconfig @@ -37,5 +37,4 @@ CONFIG_SPI_FLASH_STMICRO=y CONFIG_SH_ETHER=y CONFIG_SCIF_CONSOLE=y CONFIG_SPI=y -CONFIG_SH_SPI=y CONFIG_USE_PRIVATE_LIBGCC=y diff --git a/configs/sh7757lcr_defconfig b/configs/sh7757lcr_defconfig index 8314435b93..d4a132f50b 100644 --- a/configs/sh7757lcr_defconfig +++ b/configs/sh7757lcr_defconfig @@ -39,5 +39,4 @@ CONFIG_SPI_FLASH_STMICRO=y CONFIG_SH_ETHER=y CONFIG_SCIF_CONSOLE=y CONFIG_SPI=y -CONFIG_SH_SPI=y CONFIG_USE_PRIVATE_LIBGCC=y diff --git a/drivers/spi/Kconfig b/drivers/spi/Kconfig index 955da8db64..4095bf5950 100644 --- a/drivers/spi/Kconfig +++ b/drivers/spi/Kconfig @@ -341,12 +341,6 @@ config DAVINCI_SPI help Enable the Davinci SPI driver -config SH_SPI - bool "SuperH SPI driver" - help - Enable the SuperH SPI controller driver. This driver can be used - on various SuperH SoCs, such as SH7757. - config SH_QSPI bool "Renesas Quad SPI driver" help diff --git a/drivers/spi/Makefile b/drivers/spi/Makefile index 055ef99dc9..fd147447fe 100644 --- a/drivers/spi/Makefile +++ b/drivers/spi/Makefile @@ -48,7 +48,6 @@ obj-$(CONFIG_RENESAS_RPC_SPI) += renesas_rpc_spi.o obj-$(CONFIG_ROCKCHIP_SPI) += rk_spi.o obj-$(CONFIG_SANDBOX_SPI) += sandbox_spi.o obj-$(CONFIG_SPI_SUNXI) += spi-sunxi.o -obj-$(CONFIG_SH_SPI) += sh_spi.o obj-$(CONFIG_SH_QSPI) += sh_qspi.o obj-$(CONFIG_STM32_QSPI) += stm32_qspi.o obj-$(CONFIG_TEGRA114_SPI) += tegra114_spi.o diff --git a/drivers/spi/sh_spi.c b/drivers/spi/sh_spi.c deleted file mode 100644 index c58fd0ebc4..0000000000 --- a/drivers/spi/sh_spi.c +++ /dev/null @@ -1,249 +0,0 @@ -// SPDX-License-Identifier: GPL-2.0 -/* - * SH SPI driver - * - * Copyright (C) 2011-2012 Renesas Solutions Corp. - */ - -#include -#include -#include -#include -#include -#include "sh_spi.h" - -static void sh_spi_write(unsigned long data, unsigned long *reg) -{ - writel(data, reg); -} - -static unsigned long sh_spi_read(unsigned long *reg) -{ - return readl(reg); -} - -static void sh_spi_set_bit(unsigned long val, unsigned long *reg) -{ - unsigned long tmp; - - tmp = sh_spi_read(reg); - tmp |= val; - sh_spi_write(tmp, reg); -} - -static void sh_spi_clear_bit(unsigned long val, unsigned long *reg) -{ - unsigned long tmp; - - tmp = sh_spi_read(reg); - tmp &= ~val; - sh_spi_write(tmp, reg); -} - -static void clear_fifo(struct sh_spi *ss) -{ - sh_spi_set_bit(SH_SPI_RSTF, &ss->regs->cr2); - sh_spi_clear_bit(SH_SPI_RSTF, &ss->regs->cr2); -} - -static int recvbuf_wait(struct sh_spi *ss) -{ - while (sh_spi_read(&ss->regs->cr1) & SH_SPI_RBE) { - if (ctrlc()) - return 1; - udelay(10); - } - return 0; -} - -static int write_fifo_empty_wait(struct sh_spi *ss) -{ - while (!(sh_spi_read(&ss->regs->cr1) & SH_SPI_TBE)) { - if (ctrlc()) - return 1; - udelay(10); - } - return 0; -} - -static void sh_spi_set_cs(struct sh_spi *ss, unsigned int cs) -{ - unsigned long val = 0; - - if (cs & 0x01) - val |= SH_SPI_SSS0; - if (cs & 0x02) - val |= SH_SPI_SSS1; - - sh_spi_clear_bit(SH_SPI_SSS0 | SH_SPI_SSS1, &ss->regs->cr4); - sh_spi_set_bit(val, &ss->regs->cr4); -} - -struct spi_slave *spi_setup_slave(unsigned int bus, unsigned int cs, - unsigned int max_hz, unsigned int mode) -{ - struct sh_spi *ss; - - if (!spi_cs_is_valid(bus, cs)) - return NULL; - - ss = spi_alloc_slave(struct sh_spi, bus, cs); - if (!ss) - return NULL; - - ss->regs = (struct sh_spi_regs *)CONFIG_SH_SPI_BASE; - - /* SPI sycle stop */ - sh_spi_write(0xfe, &ss->regs->cr1); - /* CR1 init */ - sh_spi_write(0x00, &ss->regs->cr1); - /* CR3 init */ - sh_spi_write(0x00, &ss->regs->cr3); - sh_spi_set_cs(ss, cs); - - clear_fifo(ss); - - /* 1/8 clock */ - sh_spi_write(sh_spi_read(&ss->regs->cr2) | 0x07, &ss->regs->cr2); - udelay(10); - - return &ss->slave; -} - -void spi_free_slave(struct spi_slave *slave) -{ - struct sh_spi *spi = to_sh_spi(slave); - - free(spi); -} - -int spi_claim_bus(struct spi_slave *slave) -{ - return 0; -} - -void spi_release_bus(struct spi_slave *slave) -{ - struct sh_spi *ss = to_sh_spi(slave); - - sh_spi_write(sh_spi_read(&ss->regs->cr1) & - ~(SH_SPI_SSA | SH_SPI_SSDB | SH_SPI_SSD), &ss->regs->cr1); -} - -static int sh_spi_send(struct sh_spi *ss, const unsigned char *tx_data, - unsigned int len, unsigned long flags) -{ - int i, cur_len, ret = 0; - int remain = (int)len; - - if (len >= SH_SPI_FIFO_SIZE) - sh_spi_set_bit(SH_SPI_SSA, &ss->regs->cr1); - - while (remain > 0) { - cur_len = (remain < SH_SPI_FIFO_SIZE) ? - remain : SH_SPI_FIFO_SIZE; - for (i = 0; i < cur_len && - !(sh_spi_read(&ss->regs->cr4) & SH_SPI_WPABRT) && - !(sh_spi_read(&ss->regs->cr1) & SH_SPI_TBF); - i++) - sh_spi_write(tx_data[i], &ss->regs->tbr_rbr); - - cur_len = i; - - if (sh_spi_read(&ss->regs->cr4) & SH_SPI_WPABRT) { - /* Abort the transaction */ - flags |= SPI_XFER_END; - sh_spi_set_bit(SH_SPI_WPABRT, &ss->regs->cr4); - ret = 1; - break; - } - - remain -= cur_len; - tx_data += cur_len; - - if (remain > 0) - write_fifo_empty_wait(ss); - } - - if (flags & SPI_XFER_END) { - sh_spi_clear_bit(SH_SPI_SSD | SH_SPI_SSDB, &ss->regs->cr1); - sh_spi_set_bit(SH_SPI_SSA, &ss->regs->cr1); - udelay(100); - write_fifo_empty_wait(ss); - } - - return ret; -} - -static int sh_spi_receive(struct sh_spi *ss, unsigned char *rx_data, - unsigned int len, unsigned long flags) -{ - int i; - - if (len > SH_SPI_MAX_BYTE) - sh_spi_write(SH_SPI_MAX_BYTE, &ss->regs->cr3); - else - sh_spi_write(len, &ss->regs->cr3); - - sh_spi_clear_bit(SH_SPI_SSD | SH_SPI_SSDB, &ss->regs->cr1); - sh_spi_set_bit(SH_SPI_SSA, &ss->regs->cr1); - - for (i = 0; i < len; i++) { - if (recvbuf_wait(ss)) - return 0; - - rx_data[i] = (unsigned char)sh_spi_read(&ss->regs->tbr_rbr); - } - sh_spi_write(0, &ss->regs->cr3); - - return 0; -} - -int spi_xfer(struct spi_slave *slave, unsigned int bitlen, const void *dout, - void *din, unsigned long flags) -{ - struct sh_spi *ss = to_sh_spi(slave); - const unsigned char *tx_data = dout; - unsigned char *rx_data = din; - unsigned int len = bitlen / 8; - int ret = 0; - - if (flags & SPI_XFER_BEGIN) - sh_spi_write(sh_spi_read(&ss->regs->cr1) & ~SH_SPI_SSA, - &ss->regs->cr1); - - if (tx_data) - ret = sh_spi_send(ss, tx_data, len, flags); - - if (ret == 0 && rx_data) - ret = sh_spi_receive(ss, rx_data, len, flags); - - if (flags & SPI_XFER_END) { - sh_spi_set_bit(SH_SPI_SSD, &ss->regs->cr1); - udelay(100); - - sh_spi_clear_bit(SH_SPI_SSA | SH_SPI_SSDB | SH_SPI_SSD, - &ss->regs->cr1); - clear_fifo(ss); - } - - return ret; -} - -int spi_cs_is_valid(unsigned int bus, unsigned int cs) -{ - if (!bus && cs < SH_SPI_NUM_CS) - return 1; - else - return 0; -} - -void spi_cs_activate(struct spi_slave *slave) -{ - -} - -void spi_cs_deactivate(struct spi_slave *slave) -{ - -} diff --git a/drivers/spi/sh_spi.h b/drivers/spi/sh_spi.h deleted file mode 100644 index 33a4630c8d..0000000000 --- a/drivers/spi/sh_spi.h +++ /dev/null @@ -1,67 +0,0 @@ -/* SPDX-License-Identifier: GPL-2.0 */ -/* - * SH SPI driver - * - * Copyright (C) 2011 Renesas Solutions Corp. - */ - -#ifndef __SH_SPI_H__ -#define __SH_SPI_H__ - -#include - -struct sh_spi_regs { - unsigned long tbr_rbr; - unsigned long resv1; - unsigned long cr1; - unsigned long resv2; - unsigned long cr2; - unsigned long resv3; - unsigned long cr3; - unsigned long resv4; - unsigned long cr4; -}; - -/* CR1 */ -#define SH_SPI_TBE 0x80 -#define SH_SPI_TBF 0x40 -#define SH_SPI_RBE 0x20 -#define SH_SPI_RBF 0x10 -#define SH_SPI_PFONRD 0x08 -#define SH_SPI_SSDB 0x04 -#define SH_SPI_SSD 0x02 -#define SH_SPI_SSA 0x01 - -/* CR2 */ -#define SH_SPI_RSTF 0x80 -#define SH_SPI_LOOPBK 0x40 -#define SH_SPI_CPOL 0x20 -#define SH_SPI_CPHA 0x10 -#define SH_SPI_L1M0 0x08 - -/* CR3 */ -#define SH_SPI_MAX_BYTE 0xFF - -/* CR4 */ -#define SH_SPI_TBEI 0x80 -#define SH_SPI_TBFI 0x40 -#define SH_SPI_RBEI 0x20 -#define SH_SPI_RBFI 0x10 -#define SH_SPI_SSS1 0x08 -#define SH_SPI_WPABRT 0x04 -#define SH_SPI_SSS0 0x01 - -#define SH_SPI_FIFO_SIZE 32 -#define SH_SPI_NUM_CS 4 - -struct sh_spi { - struct spi_slave slave; - struct sh_spi_regs *regs; -}; - -static inline struct sh_spi *to_sh_spi(struct spi_slave *slave) -{ - return container_of(slave, struct sh_spi, slave); -} - -#endif diff --git a/include/configs/sh7752evb.h b/include/configs/sh7752evb.h index 1f29e3d221..c52d0f64de 100644 --- a/include/configs/sh7752evb.h +++ b/include/configs/sh7752evb.h @@ -55,9 +55,6 @@ #define SH7752EVB_ETHERNET_MAC_SIZE 17 #define SH7752EVB_ETHERNET_NUM_CH 2 -/* SPI */ -#define CONFIG_SH_SPI_BASE 0xfe002000 - /* MMCIF */ #define CONFIG_SH_MMCIF_ADDR 0xffcb0000 #define CONFIG_SH_MMCIF_CLK 48000000 diff --git a/include/configs/sh7753evb.h b/include/configs/sh7753evb.h index 0693fb5a3c..c6da7a2848 100644 --- a/include/configs/sh7753evb.h +++ b/include/configs/sh7753evb.h @@ -55,9 +55,6 @@ #define SH7753EVB_ETHERNET_MAC_SIZE 17 #define SH7753EVB_ETHERNET_NUM_CH 2 -/* SPI */ -#define CONFIG_SH_SPI_BASE 0xfe002000 - /* MMCIF */ #define CONFIG_SH_MMCIF_ADDR 0xffcb0000 #define CONFIG_SH_MMCIF_CLK 48000000 diff --git a/include/configs/sh7757lcr.h b/include/configs/sh7757lcr.h index 05b2f01c15..2bd430f5d1 100644 --- a/include/configs/sh7757lcr.h +++ b/include/configs/sh7757lcr.h @@ -59,9 +59,6 @@ /* Gigabit Ether */ #define SH7757LCR_GIGA_ETHERNET_NUM_CH 2 -/* SPI */ -#define CONFIG_SH_SPI_BASE 0xfe002000 - /* MMCIF */ #define CONFIG_SH_MMCIF_ADDR 0xffcb0000 #define CONFIG_SH_MMCIF_CLK 48000000 diff --git a/scripts/config_whitelist.txt b/scripts/config_whitelist.txt index e394e03726..8e72517f48 100644 --- a/scripts/config_whitelist.txt +++ b/scripts/config_whitelist.txt @@ -1733,7 +1733,6 @@ CONFIG_SH_QSPI_BASE CONFIG_SH_SCIF_CLK_FREQ CONFIG_SH_SDHI_FREQ CONFIG_SH_SDRAM_OFFSET -CONFIG_SH_SPI_BASE CONFIG_SIEMENS_MACH_TYPE CONFIG_SIMU CONFIG_SKIP_LOCAL_MAC_RANDOMIZATION