From patchwork Sat Dec 31 10:47:33 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 2589 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id E4A5E40F4F for ; Sat, 31 Dec 2022 11:48:03 +0100 (CET) Received: by mail-ed1-f71.google.com with SMTP id l17-20020a056402255100b00472d2ff0e59sf15648091edb.19 for ; Sat, 31 Dec 2022 02:48:03 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1672483683; cv=pass; d=google.com; s=arc-20160816; b=TIU31MYT63cbdz4i1Bzr9HsHI/BxNxmTuD1RYqyZ2D8mr2QIJ2BM22kzpv/UUJDvYx qC2ygUBlKOojBtSv1iyatmnIhWcYNsaFKwJ7COdu6TkVFC0oG7Hu5bKySd4r+Hu3oHFn +bCxdmkoIsoreheT8P95qmJ5qpxvz0hFzUlcvcMH77H6IhTJcR0vBYUk2x9CD4ofpi5H aY3tOPPiBeEVmrQzh/yLCgsspUBn1ZGitEGpugoefnbfzAFG+on/xChqQfuDT5l9oLle NfkqxK/fWGCiFOZ4XS61DL6n0tFwEEPex5klo74bRJjGv4e6ecf8TX39pXLMQXVUuQ2s SEHA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=NYw32aZMRz9xBnbjcmIwo7dNeBqRlgCmHXkHxnntA/c=; b=LgDXH6aGxZM/PA6zBi0Er9jb5Nf3wkwueJUdYbZYKQlFvFBW4BykeXn+hzlugD8B8B sqBBxLZoonsx4MP25eJQ5GCZmTB7o1K6gFwvsA73UPEu9JOdd4ISuPI+OXPWVRpmxJzL xiGBw4AGpb8DQrY3tTTASCicUc1k+4q+552bzl3IrvIbb21Vr6czICzliAn24qTX7TCg Rft7qD2qoSeYRUr7kZWdUJP7pkZd9hd9rVC9wUVgsqb7WIM+kKRtQ+Qkhzw07XrVfSY2 k3JS1R8BnsHsfbKxUK6/z9vW48FNobhmA3F/mmLHAh+bcKtCno67KO8bPdfo5Otlrput 3s2A== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=EIHtuJl7; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=NYw32aZMRz9xBnbjcmIwo7dNeBqRlgCmHXkHxnntA/c=; b=mXlj7gKHMgv0PXjLlJvM1T8O8KJgdF/I0Zm1rPQk23P2slcxqqpQXuqB+TXBPX/CzP WOVMAGeOfav0mDpNTRmwdYZ7W/NSUWIjW5Bw67EqtXG/9DnjH+3zihKBHj2G5jSzrKqh O0JasY9IqzixotRlzSuMcMxTz2OhRXDWVy60Q= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=NYw32aZMRz9xBnbjcmIwo7dNeBqRlgCmHXkHxnntA/c=; b=3D/MSLHwMrSSX4yJ5bsdCUoZQftvMMKxJT1Ug+830uHuO71MTZo1GTRYRY+VFKlsRJ 7wamMAUmtEBpc3hblKHIFMzNcUX2jcJO+CLc9sjMKpdWrQCAcXiv9CjSn8K8WuDzo0TD J2msYb+WvHKoXrrQcLPNbuD6fOljvGyUZBiR6fwSONuhcKCPTf3y2F3AHFXIHH3D6til YHKKdL1LHeGdidlF90MTfLA90HsycHLbDWd5wLfeeVNiJ4J4KzcB36EpN/K6pqxw5lrd Gw4p3jxhfXAujGGOT73p9XDk6uzUiNqOEkVfFqFw/jdpuN+AaouzvRGTXEVWet+fb7F1 OTOQ== X-Gm-Message-State: AFqh2kqcgMlBbhy4GkKXhbPBLvMi67HsSx5olnfRGoXYlzI0ls+hNCWv Ew8QWBeRi/9S6R4MGZyL+sJ9yQ9t X-Google-Smtp-Source: AMrXdXsmWIsXwVrNvdvdOEENuCJHBerz0Tz4VHHtNfahZFEn7FGzn3JHDhGGHG4bkiGkAbgjM6MfwA== X-Received: by 2002:a17:906:b0c:b0:7ff:796b:93f0 with SMTP id u12-20020a1709060b0c00b007ff796b93f0mr4476526ejg.268.1672483683556; Sat, 31 Dec 2022 02:48:03 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:906:39c9:b0:78d:e7b8:d105 with SMTP id i9-20020a17090639c900b0078de7b8d105ls951534eje.8.-pod-prod-gmail; Sat, 31 Dec 2022 02:48:02 -0800 (PST) X-Received: by 2002:a17:906:8384:b0:838:9aba:6a06 with SMTP id p4-20020a170906838400b008389aba6a06mr29533080ejx.39.1672483682387; Sat, 31 Dec 2022 02:48:02 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1672483682; cv=none; d=google.com; s=arc-20160816; b=Q3W2ksmd5GO5aPw4BwwukhQ+7kIf01GoBQbkBYK1rmCXDPE0M7QS5nCm59g5V7JMBS mlxeuWck9G4uGQCkgDebFS3tt09qSG1XHJsaGI3NbbhZuMs1A/yNe4FUqvdZmVdBoTQ/ lBC56XNYOHZz2ZMgIQOGZC9f49hUcyLPw+/dqzt1Ros5UWIF+x3Yy7k22FOQYj4JLbCV ZNBHkra/+8xEclnMSRkbCiL2U+5K7JHRfTvbiWzbW8RJ0GK90HI7KpUjllk9mtZkDNi4 RvWFSQTdu2Xz63txqsdqgFxGeiF0BgPoQVq89Jv/iWwvKxrpioK1EF1L8JiWFwrh1Gq6 5rWw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=2nmJF3bEeRxJYrFQdgL7c1Fy/VFwyyC/ez/jfHGKmTk=; b=s8bAHMB2R3tUnbszc/UxFNNtHA390EffvETOpXQkdThPThmgBF6Ku5GJXJrneKdlRR FR8gnVcgjVlCofkUDCYONlJowrU8MCpNvBJ0ikaWyoJ0YUVoJW/92e9uFTXT9S4quhRd JxGo0iFy11ANC5KvrsopcT0S7l936TycSEgKUUbcgzrPTprPtXSHOWygK/oprKxNXYa2 ef7bPpfQhY96E6GBmuPKFd5ssh6GbxXKpxSMeaGDX/ztVYesSw45ahm0c4GipcLVDUFS esRNzniyFA2OppqPySLyOlTFeZ0zNIkZzavqBY/ZzQqDeA/q0UgmBBSuOpoc5RXcn3UD b44w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=EIHtuJl7; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id kn6-20020a1709079b0600b0084ca8763093sor1428839ejc.89.2022.12.31.02.48.02 for (Google Transport Security); Sat, 31 Dec 2022 02:48:02 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:907:8c08:b0:7c1:65d1:c4ca with SMTP id ta8-20020a1709078c0800b007c165d1c4camr10045321ejc.33.1672483682160; Sat, 31 Dec 2022 02:48:02 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-80-180-23-57.retail.telecomitalia.it. [80.180.23.57]) by smtp.gmail.com with ESMTPSA id z4-20020a17090655c400b0083ffb81f01esm10765438ejp.136.2022.12.31.02.48.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 31 Dec 2022 02:48:01 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: tommaso.merciai@amarulasolutions.com, linux-amarula@amarulasolutions.com, Chen-Yu Tsai , jagan@amarulasolutions.com, angelo@amarulasolutions.com, anthony@amarulasolutions.com, michael@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , NXP Linux Team , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [RFC PATCH 08/11] clk: imx: gate2: add device tree support Date: Sat, 31 Dec 2022 11:47:33 +0100 Message-Id: <20221231104736.12635-9-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20221231104736.12635-1-dario.binacchi@amarulasolutions.com> References: <20221231104736.12635-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=EIHtuJl7; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , The patch, backwards compatible, extends the driver to initialize the clock directly from the device tree. Signed-off-by: Dario Binacchi --- drivers/clk/imx/clk-gate2.c | 86 +++++++++++++++++++++++++++++++++++++ 1 file changed, 86 insertions(+) diff --git a/drivers/clk/imx/clk-gate2.c b/drivers/clk/imx/clk-gate2.c index f16c4019f402..b28150bf1ff6 100644 --- a/drivers/clk/imx/clk-gate2.c +++ b/drivers/clk/imx/clk-gate2.c @@ -12,9 +12,26 @@ #include #include #include +#include +#include #include #include "clk.h" +#define CLK_GATE2_CGR_DISABLED 0 +#define CLK_GATE2_CGR_RUN 1 +#define CLK_GATE2_CGR_RUN_WAIT 2 +#define CLK_GATE2_CGR_RUN_WAIT_STOP 3 +#define CLK_GATE2_CGR_MASK 3 + +#define CLK_GATE2_MAX_GROUPS 16 + +struct clk_gate2_group { + const char *name; + unsigned int share_count; +}; + +static struct clk_gate2_group clk_gate2_groups[CLK_GATE2_MAX_GROUPS]; + /** * DOC: basic gateable clock which can gate and ungate its output * @@ -175,3 +192,72 @@ struct clk_hw *clk_hw_register_gate2(struct device *dev, const char *name, return hw; } EXPORT_SYMBOL_GPL(clk_hw_register_gate2); + +/** + * of_imx_gate2_clk_setup() - Setup function for imx low power gate + * clock + * @node: device node for the clock + */ +static void __init of_imx_gate2_clk_setup(struct device_node *node) +{ + void __iomem *reg; + u8 i, bit_idx = 0; + u8 cgr_val = CLK_GATE2_CGR_RUN_WAIT_STOP; + u8 cgr_mask = CLK_GATE2_CGR_MASK; + unsigned long flags = CLK_OPS_PARENT_ENABLE | CLK_SET_RATE_PARENT; + u8 gate2_flags = 0; + unsigned int *share_count = NULL; + const char *name = node->name, *parent_name; + const char *str; + struct clk_hw *hw; + u32 val; + + reg = of_iomap(node, 0); + if (IS_ERR(reg)) { + pr_err("failed to get reg address for %pOFn\n", node); + return; + } + + if (!of_property_read_u32(node, "fsl,bit-shift", &val)) + bit_idx = val; + + if (of_clk_get_parent_count(node) != 1) { + pr_err("%pOFn must have 1 parent clock\n", node); + return; + } + + if (!of_property_read_string(node, "sharing-group", &str)) { + for (i = 0; clk_gate2_groups[i].name && + i < ARRAY_SIZE(clk_gate2_groups); i++) { + if (!strcmp(clk_gate2_groups[i].name, str)) { + share_count = &clk_gate2_groups[i].share_count; + break; + } + } + + if (i == ARRAY_SIZE(clk_gate2_groups)) { + pr_err("failed to get shared count for %pOFn\n", node); + return; + } + + if (!share_count) { + clk_gate2_groups[i].name = + kstrdup_const(str, GFP_KERNEL); + share_count = &clk_gate2_groups[i].share_count; + } + } + + parent_name = of_clk_get_parent_name(node, 0); + of_property_read_string(node, "clock-output-names", &name); + + hw = clk_hw_register_gate2(NULL, name, parent_name, flags, reg, bit_idx, + cgr_val, cgr_mask, gate2_flags, + &imx_ccm_lock, share_count); + if (!IS_ERR(hw)) + of_clk_add_hw_provider(node, of_clk_hw_simple_get, hw); + + pr_debug("name: %s, parent: %s, enable-bit: %d, flags: 0x%lx, gate2_flags: 0x%x\n", + name, parent_name, bit_idx, flags, gate2_flags); +} +CLK_OF_DECLARE(fsl_imx8mn_gate2_clk, "fsl,imx8mn-low-power-gate-clock", + of_imx_gate2_clk_setup);