From patchwork Sun Sep 3 20:48:49 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 2975 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 1D0323F07F for ; Sun, 3 Sep 2023 22:49:07 +0200 (CEST) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-52c55b44141sf642731a12.0 for ; Sun, 03 Sep 2023 13:49:07 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1693774147; cv=pass; d=google.com; s=arc-20160816; b=HU5RYMZOikaGk5UxS9JF6hmtpcHVbNuuSdQmwArZzSAZ0QwNk+IsgHcZD0cJLl57X6 XiYOJ7a9h/Gt1vlXSm2y9sImLX0ObDPTK1QOgwKSqPSmYpfuYjED5pApjCbqIVjgeGtT x04sbQYk/j/jVxx4eaqsZza+WLs7lZ9JS22sOmWahLI9u6Z+LDpbCno9YksAowcWn9mJ prp7RAOk1cyLath/ENVBnSOWqDmsbV6CNWeHaQoJ2tP7cRF9BfG6NjuzD01ilQkIIxwq vmQmHdnNA4LVbWvRzTPZX+avUl5hu1rB1miQT+Prqxi7wAdZlrO0yfhbCqV55GjgbTLi oiSw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=VKrR/SYiTR+JlIlcC8H12QCDRoemS62QVm70Q9Vu0To=; fh=OqPnpdkvWe3hOe7kuN/AgsVcu1+5Hf1fnhFTOCNtx0Q=; b=c+uO36MP9WLOOh2SVKQNX+0KTHOmojvh6NV5wC5iZC/Yfd5X5dqn7GOIepVTrPz8og dybhgA2MFozWub0gIXj17kmmf7coZQelQvmbV3si67WuFC40m+eNdcu5Wvdi9NIRnPEA RwvEt+f3+bkLwrU+jJFg2iMntIls304dpYSP11pYDCRGmvL8gibMwg7yiPFG65inrJSA qK3ma2gtcbkzuoh6BX4iat5L1fjYY7m4N+tlOXA+Pf92SBJRsOvKPsq0mBdmBv9QEmBm EBLerJhCMwwnqD6OXe+vX+4H1y061o4OX6FgYohnuhuFAJuL26E9JSStHi37UkCDNDs7 Xxxg== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Qqut8XEn; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1693774147; x=1694378947; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=VKrR/SYiTR+JlIlcC8H12QCDRoemS62QVm70Q9Vu0To=; b=TZoPtCnjozmn/I/Mms+EgBTT+X8v8w0xguihsIQ/GiDxHd0vj6tmNX8omJ2Qoy7eQg a/dj41CsfnnHVl405yl25J+x0JqWq/2N2DlWAUuVHBK2m1gLQgtoryRORFE2SOvQBsJg a1VVzDFefTfldsbScsA9rulReoVThKJN7CurY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1693774147; x=1694378947; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=VKrR/SYiTR+JlIlcC8H12QCDRoemS62QVm70Q9Vu0To=; b=Rso3rK0R/Ss4sGUBj7upSxYW02SkkaV/5AKVv2OT2X2ZyrvbvaO/BqogFn2wQTSSD3 929FTrLH/ZHTTAiyhXhj8od1P5OeOVEzvE1gou54o2YGjeaCpa3Jc1GYYBKmyWehrvJs NL01H5Sxozb0OTcAE/ygPhlzFtab2v6m7nSc3mGV7buj5UQ5c/kGQUMTs2td9Ludftln 9W4xxFr8uq9FuQwnyqtlObbOpeXAH2KkKi9u0COncYNuqTuqpjF9kuhuaYWenX2iSBSX J/qJlU87/vuBKKVlPyYdY9jNULZjsBVbsbIn+PPMkGkXiQ3oMwyfgCCk2ul117NCqUP2 yvVg== X-Gm-Message-State: AOJu0YywsBit5O8guTYEKQCHEY3HsZ7W1qXXGSpNJr7WR1xEOtpLSp8u elOkuVEeYEnIDvcHYiMbmlSZAErz X-Google-Smtp-Source: AGHT+IGxpn6LJ7+aGlsa+8bpho2ZZQzuI4QQ/2QdTcPx0kPmRCo0H3hPp0znayqLrrpb1sqSTlozmQ== X-Received: by 2002:a05:6402:26c8:b0:52e:33ad:4031 with SMTP id x8-20020a05640226c800b0052e33ad4031mr403640edd.40.1693774146931; Sun, 03 Sep 2023 13:49:06 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:ed02:0:b0:51b:d33b:40c7 with SMTP id j2-20020a50ed02000000b0051bd33b40c7ls1414181eds.2.-pod-prod-08-eu; Sun, 03 Sep 2023 13:49:05 -0700 (PDT) X-Received: by 2002:a17:907:2ccb:b0:9a1:e293:987e with SMTP id hg11-20020a1709072ccb00b009a1e293987emr6747457ejc.50.1693774145063; Sun, 03 Sep 2023 13:49:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1693774145; cv=none; d=google.com; s=arc-20160816; b=PD7gjReqYiioNZEb+Szh0xmq03thX9bTAorYBjswBOGEZ7kPC1GBXEtzaciPsP4j5M vOlOlIkX5GDSUpOlWdU1SkByvnb4mXmyDVSPRvaaS9N/KiyhmMahwsE+RYL3ehsUFcCm ZwRiy/WI9o8fkxDBLFiH1VkyZt6z/dHzwXo5XkUfEeDL5iphFJT55fNV8LpK8G7lWwvW tG3cixzYK+ldqh31NHoWzcHBgsRM1zLuDDUaG9RQoRMG4Au+CY+cAOj7fcEp9yK2jJKl XTcHfTh6DTGuwA3/7iEJuIQi5aJ1pD6UR1IFKb7WAV+H8tKGmKW0ikMctqXDgtWvgwxQ Uh+Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=oU/q22HAug8UzsnmuC0vhco1L9LOpbnUW7H8vuRFmVk=; fh=OqPnpdkvWe3hOe7kuN/AgsVcu1+5Hf1fnhFTOCNtx0Q=; b=NSh3oK9awBKCZEP3pbCcVFk7lX6/KmKtMSBGUU2HZ9p9mnRynUhyfDJmHgKhU96EMY 4RfqyPJCXNUGrwiNGJ3wni8dyEeku/WYx9FNzIJfVEBxgsMAzebRdJ4CuF7cO7BljLjj OZ3oTaXELGDiqZ7U6U3HaXxhkbpisNG4C/beZIcb4XgD9O+AIEGrgVg+fJOHXA4vEPVx omtuoLi9/w9n3X/rAqZPNcxLpsN6qURcYdHLWYk93JzeeKj4oQYx+7cPTu1E/Sq1K6xE CdPX/JUmO/hD6Kxe72JAxC3UYYTiTfk7xA3xN1m+QuDznf+itKUqkoBzZdbbHbGZxNyz QcqQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Qqut8XEn; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id w17-20020a170907271100b009a1bb8efc12sor3140859ejk.7.2023.09.03.13.49.05 for (Google Transport Security); Sun, 03 Sep 2023 13:49:05 -0700 (PDT) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:906:2210:b0:994:1eb4:6898 with SMTP id s16-20020a170906221000b009941eb46898mr6619562ejs.9.1693774144766; Sun, 03 Sep 2023 13:49:04 -0700 (PDT) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-79-54-71-141.retail.telecomitalia.it. [79.54.71.141]) by smtp.gmail.com with ESMTPSA id w22-20020a170906131600b0099d9b50d786sm5182466ejb.199.2023.09.03.13.49.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 03 Sep 2023 13:49:04 -0700 (PDT) From: Dario Binacchi To: u-boot@lists.denx.de Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Alexandre Torgue , Patrice Chotard , Patrick Delaunay , Simon Glass , Tom Rini , uboot-stm32@st-md-mailman.stormreply.com Subject: [PATCH 10/10] ARM: dts: stm32: support display on stm32f746-disco board Date: Sun, 3 Sep 2023 22:48:49 +0200 Message-Id: <20230903204849.660722-11-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230903204849.660722-1-dario.binacchi@amarulasolutions.com> References: <20230903204849.660722-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Qqut8XEn; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , The patch applies the changes from Linux commit 10a970bc3ebfa ("ARM: dts: stm32: support display on stm32f746-disco board") and removes the same settings from stm32f746-disco-u-boot.dtsi. Signed-off-by: Dario Binacchi Reviewed-by: Patrice Chotard --- arch/arm/dts/stm32f746-disco-u-boot.dtsi | 89 ++++++------------------ arch/arm/dts/stm32f746-disco.dts | 44 ++++++++++++ 2 files changed, 66 insertions(+), 67 deletions(-) diff --git a/arch/arm/dts/stm32f746-disco-u-boot.dtsi b/arch/arm/dts/stm32f746-disco-u-boot.dtsi index 3c2b9fc59512..1b42d6cbbc19 100644 --- a/arch/arm/dts/stm32f746-disco-u-boot.dtsi +++ b/arch/arm/dts/stm32f746-disco-u-boot.dtsi @@ -23,12 +23,6 @@ spi0 = &qspi; }; - backlight: backlight { - compatible = "gpio-backlight"; - gpios = <&gpiok 3 0>; - status = "okay"; - }; - button1 { compatible = "st,button1"; button-gpio = <&gpioi 11 0>; @@ -38,37 +32,10 @@ compatible = "st,led1"; led-gpio = <&gpioi 1 0>; }; - - panel-rgb@0 { - compatible = "simple-panel"; - backlight = <&backlight>; - enable-gpios = <&gpioi 12 0>; - status = "okay"; - - display-timings { - timing@0 { - clock-frequency = <9000000>; - hactive = <480>; - vactive = <272>; - hfront-porch = <2>; - hback-porch = <2>; - hsync-len = <41>; - vfront-porch = <2>; - vback-porch = <2>; - vsync-len = <10>; - hsync-active = <0>; - vsync-active = <0>; - de-active = <1>; - pixelclk-active = <1>; - }; - }; - }; }; <dc { clocks = <&rcc 0 STM32F7_APB2_CLOCK(LTDC)>; - pinctrl-0 = <<dc_pins>; - status = "okay"; bootph-all; }; @@ -96,6 +63,28 @@ }; }; +&panel_rgb { + compatible = "simple-panel"; + + display-timings { + timing@0 { + clock-frequency = <9000000>; + hactive = <480>; + vactive = <272>; + hfront-porch = <2>; + hback-porch = <2>; + hsync-len = <41>; + vfront-porch = <2>; + vback-porch = <2>; + vsync-len = <10>; + hsync-active = <0>; + vsync-active = <0>; + de-active = <1>; + pixelclk-active = <1>; + }; + }; +}; + &pinctrl { ethernet_mii: mii@0 { pins { @@ -160,40 +149,6 @@ }; }; - ltdc_pins: ltdc@0 { - pins { - pinmux = , /* B0 */ - , /* B4 */ - , /* VSYNC */ - , /* HSYNC */ - , /* CLK */ - , /* R0 */ - , /* R1 */ - , /* R2 */ - , /* R3 */ - , /* R4 */ - , /* R5 */ - , /* R6 */ - , /* R7 */ - , /* G0 */ - , /* G1 */ - , /* G2 */ - , /* G3 */ - , /* G4 */ - , /* B1 */ - , /* B2 */ - , /* B3 */ - , /* G5 */ - , /* G6 */ - , /* G7 */ - , /* B5 */ - , /* B6 */ - , /* B7 */ - ; /* DE */ - slew-rate = <2>; - }; - }; - qspi_pins: qspi@0 { pins { pinmux = , /* CLK */ diff --git a/arch/arm/dts/stm32f746-disco.dts b/arch/arm/dts/stm32f746-disco.dts index e1564d69f9f6..431275134033 100644 --- a/arch/arm/dts/stm32f746-disco.dts +++ b/arch/arm/dts/stm32f746-disco.dts @@ -25,6 +25,19 @@ reg = <0xC0000000 0x800000>; }; + reserved-memory { + #address-cells = <1>; + #size-cells = <1>; + ranges; + + linux,cma { + compatible = "shared-dma-pool"; + no-map; + size = <0x80000>; + linux,dma-default; + }; + }; + aliases { serial0 = &usart1; }; @@ -50,6 +63,25 @@ regulator-min-microvolt = <3300000>; regulator-max-microvolt = <3300000>; }; + + backlight: backlight { + compatible = "gpio-backlight"; + gpios = <&gpiok 3 GPIO_ACTIVE_HIGH>; + status = "okay"; + }; + + panel_rgb: panel-rgb { + compatible = "rocktech,rk043fn48h"; + power-supply = <&vcc_3v3>; + backlight = <&backlight>; + enable-gpios = <&gpioi 12 GPIO_ACTIVE_HIGH>; + status = "okay"; + port { + panel_in_rgb: endpoint { + remote-endpoint = <<dc_out_rgb>; + }; + }; + }; }; &clk_hse { @@ -80,6 +112,18 @@ }; }; +<dc { + pinctrl-0 = <<dc_pins_a>; + pinctrl-names = "default"; + status = "okay"; + + port { + ltdc_out_rgb: endpoint { + remote-endpoint = <&panel_in_rgb>; + }; + }; +}; + &sdio1 { status = "okay"; vmmc-supply = <&vcc_3v3>;