From patchwork Mon Mar 25 07:56:28 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3060 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 379913F353 for ; Mon, 25 Mar 2024 08:56:47 +0100 (CET) Received: by mail-ed1-f71.google.com with SMTP id 4fb4d7f45d1cf-5684345c0ebsf5494946a12.1 for ; Mon, 25 Mar 2024 00:56:47 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1711353407; cv=pass; d=google.com; s=arc-20160816; b=k4AUE25QTHwxn/eHYzOd42OuZS8WUWxP+cnbcWDHRv830laMTORSaSun6qsK016xPW mQyUJVFkFutSS+5B3LyoMftQgkDKedQMyyaSyJTLTeMnbpTSzZmqk3O/+GoMGYKW38o1 JDJxfRF4A2nelkeHh67DRz+bX8gA464xP7rR62RWSu/p9KleUOfR4QKKoeE54F9ydths d3ziZzCCOXNkdZVsHeITjoAdJaItjnFrcuARMyoKQsjNE/xNLLeWe7cPF95iEoqmmLsJ JumENz0Qa6/cBUcfyc6ck3eoIrh4R0TyEZ6ApqU24AvZAWlaaPlis3ODKbg0rgCDX4c3 Z9Rw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=ya1+JSooQEn/DITT+9i6//XGqNF7KsOiWUuRIb/48r4=; fh=UNeosydi6RtzFOp9Km5NlF86b0G3T0Y2lxL3YSM8nsw=; b=QlEM5bF4m9jIwKUy8LVZwlsjrFtJ87flMn54mklCP/ae6kuCOkYHemDcbXGgGXm3Qp Ow1s75spXK9zL2F1WQPG5nS7KTFzlkZNhD1rrwJ54qNtP99QyZoQoLynqlttV3pivrXh H6w+mi51lBsBt1iFyjHfGl0RHCy61hOmaMMpW5/Xn0Iecl/XG43U+0KVGAY/9jnqZHwh cdsrTbw8AQNxK9fKJ4nalwLhnLfE0e29EOfNdg7oIes7rGg6IpDBSA4ZklnyJkP8R5PJ bBlTyR4mIyHtmwwpPgjaHgzvf4e+/K1opntbmR5RPWj9HYRhi0a6pvlkWNgmhZnOVLW1 eVTA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=etFOjOHW; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1711353407; x=1711958207; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:content-transfer-encoding:mime-version:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=ya1+JSooQEn/DITT+9i6//XGqNF7KsOiWUuRIb/48r4=; b=AEMmN7k98PMfITQk//7h4brdpoQcRJgmyPLTxeApOWcm/+WmdfmwecM94TcGxFGni+ cC35dBiL90ofptaAHFCq3WFjU8S7IQbwI6WxiJHkSpuJL7u/n6icV3C4LoZ+8YGigTXM +CchYMNDygyaW+jG6A0OR6Q2Nqtcrd1jqlwn4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711353407; x=1711958207; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender :content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-beenthere:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=ya1+JSooQEn/DITT+9i6//XGqNF7KsOiWUuRIb/48r4=; b=tqeBrzEDCofr83bsrzt9w+5dReQSR4cqzNTCYi4BNERWu22I6Y//e/tp8KEh4f4Wx8 99t9jTajo2yPmdxS3jZslzoqhz4EAzzl65ceg/WueoyB+IJWiCPQ195sdN1hr/aJdZVy 8hRIBsX+hFlhisy6VtD54lXu4bwGTHP8MwUJmAxFxSTYy103bGVGMwC9b0zwz6hq/qMA fMk2qFzrA1/Z08B/MJatF1t9n5hyIw9Ta/4ZX6AKKacJkZVdOL8YbZLZyiRz4BXhQ2IF oz9RdoOhCNIfkQWQaPkFZTbsctlcr8jMO7qkpHg9587KLzqUyTiHHlURAyGv/WTlikGF WMcA== X-Forwarded-Encrypted: i=2; AJvYcCUcgT75AwwV18tm8u2iTen6GDtS8ASC/gVtoDay4jsZRZwn9GzaPFdKqXRGUFZEBW22dA1eZFzFFksYW97ya+6uz0GfXlUqP2rql/gZ0vgSe8Ny5lhkHigTW3Z1CQ== X-Gm-Message-State: AOJu0YzQimRUxgXrpCkn7Y9TFPs6hinsfAEx8RFue1ZnpGakjVEa45mJ KneUIAweRKKaV3DL/f3W6V0nDbbc8+LHngmf/SVlPPaXcqeOd8AKqCkfvNRbt10xVw== X-Google-Smtp-Source: AGHT+IG4KodfgQD2JZgInY+IzukhEzWqCu9/xp5OS0um74CTLlYY/2WumHyrljgj5UmS0N/efvxH5Q== X-Received: by 2002:a50:9f0f:0:b0:56c:16c9:cb00 with SMTP id b15-20020a509f0f000000b0056c16c9cb00mr885895edf.12.1711353406525; Mon, 25 Mar 2024 00:56:46 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:1f15:b0:56c:bc6:b8de with SMTP id b21-20020a0564021f1500b0056c0bc6b8dels83655edb.2.-pod-prod-00-eu; Mon, 25 Mar 2024 00:56:45 -0700 (PDT) X-Received: by 2002:a17:906:3287:b0:a46:a28d:2f49 with SMTP id 7-20020a170906328700b00a46a28d2f49mr5151225ejw.32.1711353404870; Mon, 25 Mar 2024 00:56:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1711353404; cv=none; d=google.com; s=arc-20160816; b=YtdrFnatZ7cfsD3XOUyh8BWDk8o1MlVLS1zhw1mcJkqse0yCmpF3jIUyTt3vl+iWl+ /szeASxMFg9CMMtBEVu4hQm4BuQa8xOYhVds2ltJU1RDQVQ808es7myZZsyYGYP93Epc GTuwiyTJLbQHYVnSTEPt+n6x0oXHQ+Wl+e6pC2/18QWenCnlrCfAI1TDLLD8mRwR2oP7 qwK5Gs4LI08LE5PMGK6HfamKQtQJJ2Mtf9pepjEUVbHECZyqi0pOz1dGU3qU+nPX5Pkj zimnMfIKzRvlGpGHwemZ+5+muU94pd3OAHZG6yajsw/W8OihBF7znblu2OtMZoPZcuY6 l85Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dkim-signature; bh=a89LEVm7xD3V3aipTuTByCc7qaD6TInwfvfX/3rmr3k=; fh=gj9OWUMYbJSa8EEZ9XggZ1Ye7kMyrB+P3BwyRXYMtyU=; b=Hk8gMNztM7n6d5MY3sS6bwET0UktAWjTrKMQbml8z/6HRRZrgz/yBpiMTfvHCf+1G4 olZwoiqCYf+egsAwCWfMwK5kyPZviL+w1pwdP13x+ZoEP5A5m5MTIMVD7PHZQe8CCsaz +l0mGflVw/UHRrIHMDf87/jDXVe62b3HdWtAXyro9xUwKbg1KXz90qSTvpr5zqto4qBw jeFZZYJ7pBO593ts7TaWxjYdPYFRb22HlvhcGJRJ+G1F3amfddWzkRjAiUaUG8XQusxD tRG4onQ4YWZcHe2CsAOSBV6B8RQpgCNvMgsNXL6eMC9c0K+XT1uPZU40PoXDO9gMi/yH qSjg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=etFOjOHW; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id ay16-20020a170906d29000b00a4747bc2feasor1120759ejb.8.2024.03.25.00.56.44 for (Google Transport Security); Mon, 25 Mar 2024 00:56:44 -0700 (PDT) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:906:b786:b0:a47:4145:3598 with SMTP id dt6-20020a170906b78600b00a4741453598mr4172639ejb.20.1711353404443; Mon, 25 Mar 2024 00:56:44 -0700 (PDT) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-87-8-99-67.retail.telecomitalia.it. [87.8.99.67]) by smtp.gmail.com with ESMTPSA id lb13-20020a170906adcd00b00a4750131edasm1661001ejb.206.2024.03.25.00.56.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 25 Mar 2024 00:56:44 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH] ARM: dts: stm32: move can3 node from stm32f746 to stm32f769 Date: Mon, 25 Mar 2024 08:56:28 +0100 Message-ID: <20240325075635.1382911-1-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=etFOjOHW; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , According to documents [1], [2] and [3], we have 2 CAN devices on the stm32f746 platform and 3 on the stm32f769 platform. So let's move the can3 node from stm32f746.dtsi to stm32f769.dtsi. [1] https://www.st.com/en/microcontrollers-microprocessors/stm32f7-series.html [2] RM0385: STM32F75xxx and STM32F74xxx advanced Arm®-based 32-bit MCUs [3] RM0410: STM32F76xxx and STM32F77xxx advanced Arm®-based 32-bit MCUs Fixes: df362914eead ("ARM: dts: stm32: re-add CAN support on stm32f746") Signed-off-by: Dario Binacchi --- arch/arm/boot/dts/st/stm32f746.dtsi | 17 ----------------- arch/arm/boot/dts/st/stm32f769.dtsi | 17 +++++++++++++++++ 2 files changed, 17 insertions(+), 17 deletions(-) diff --git a/arch/arm/boot/dts/st/stm32f746.dtsi b/arch/arm/boot/dts/st/stm32f746.dtsi index 65c72b6fcc83..2537b3d47e6f 100644 --- a/arch/arm/boot/dts/st/stm32f746.dtsi +++ b/arch/arm/boot/dts/st/stm32f746.dtsi @@ -257,23 +257,6 @@ rtc: rtc@40002800 { status = "disabled"; }; - can3: can@40003400 { - compatible = "st,stm32f4-bxcan"; - reg = <0x40003400 0x200>; - interrupts = <104>, <105>, <106>, <107>; - interrupt-names = "tx", "rx0", "rx1", "sce"; - resets = <&rcc STM32F7_APB1_RESET(CAN3)>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(CAN3)>; - st,gcan = <&gcan3>; - status = "disabled"; - }; - - gcan3: gcan@40003600 { - compatible = "st,stm32f4-gcan", "syscon"; - reg = <0x40003600 0x200>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(CAN3)>; - }; - spi2: spi@40003800 { #address-cells = <1>; #size-cells = <0>; diff --git a/arch/arm/boot/dts/st/stm32f769.dtsi b/arch/arm/boot/dts/st/stm32f769.dtsi index 4e7d9032149c..e8cbb99e81a6 100644 --- a/arch/arm/boot/dts/st/stm32f769.dtsi +++ b/arch/arm/boot/dts/st/stm32f769.dtsi @@ -7,6 +7,23 @@ / { soc { + can3: can@40003400 { + compatible = "st,stm32f4-bxcan"; + reg = <0x40003400 0x200>; + interrupts = <104>, <105>, <106>, <107>; + interrupt-names = "tx", "rx0", "rx1", "sce"; + resets = <&rcc STM32F7_APB1_RESET(CAN3)>; + clocks = <&rcc 0 STM32F7_APB1_CLOCK(CAN3)>; + st,gcan = <&gcan3>; + status = "disabled"; + }; + + gcan3: gcan@40003600 { + compatible = "st,stm32f4-gcan", "syscon"; + reg = <0x40003600 0x200>; + clocks = <&rcc 0 STM32F7_APB1_CLOCK(CAN3)>; + }; + dsi: dsi@40016c00 { compatible = "st,stm32-dsi"; reg = <0x40016c00 0x800>;