From patchwork Fri May 10 08:10:38 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Patrick Barsanti X-Patchwork-Id: 3088 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 26F573F375 for ; Fri, 10 May 2024 10:10:49 +0200 (CEST) Received: by mail-ed1-f70.google.com with SMTP id 4fb4d7f45d1cf-5725715b9besf1670290a12.1 for ; Fri, 10 May 2024 01:10:49 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1715328649; cv=pass; d=google.com; s=arc-20160816; b=FkCNdKI+79pcjlpSGWz8zOGHu1tr9VWFr35a8EvXPMGjk5axizl4JciEr+lfhX/uOO VbKMcwVXkP836oIJkZlSRnGqJ/2ZOtmybw9R1fwUMtLarQeUbOISnkixHF6lAOdJ87++ 0iwhd9luG96g8DxtQ1ibijPHAznRINN8P2xutijcK+ZHv9EGjXeY0zzNp0WguVfPhXyN eFKLFxs3p98BIA/Hsdq6NmIwIdxNOw2NatIuFDCi+FMMYfrY0HOwI/vwua56rma+droG ATmGOh2BomuoajqY2sslWSXkI4k5WzWUIU07RuGzygQfUIkT/JPwginLrPTBE1bUnf4G 9DuA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=qfvnj3IzhwYwIlZozuvmgp9GS5ZsA29DhJ+dM6kSBLA=; fh=rDwRBfqrlePCkPNXOU4zoKjVE8W8st4vi5DnNrltfg0=; b=Xg7v2MOleFQrexgfQ+apDSgmolMgnFFbXoRwssSAdHHdjhgGL/+O3juyBnIVu8nSSJ LcV9yphn2/Trx3+tC7dFb2IFdHLh2HO/FjSaGMGC9S1LGlV2HIQaBfsQTIqUxL9hFvw3 +WynBRrw4vhkRbfsQ0wOu0c0s/byUOn5kYSgFmq/od/zC2ii8GG06ZvBmmY1UvX1hFuN KbTW+mfDFCcsNhFdcqDTkFdrtDSxn1JQllb+6d+RvNi52aobkYtR8hFSN0RCyCrJcLxH KIz5Y/6k4y2IvHfX87r745/th3a4npp7Xr3XPdodW4L4ylOr3kIKzlAO+pENcS5F50NW 2p5Q==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="iZN/6ixO"; spf=pass (google.com: domain of patrick.barsanti@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=patrick.barsanti@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1715328649; x=1715933449; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:content-transfer-encoding:mime-version:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=qfvnj3IzhwYwIlZozuvmgp9GS5ZsA29DhJ+dM6kSBLA=; b=L2xENC4SdeAoLpRSjCBCALVoLZpdzmFwMg9ndDYKvBUay/5FE2jKmMBTIu6k4MNhFW ydxxZvivCLUroU0nB1uy4sqYx3KQdT0zxzlNFGOodXHWQqN6YSQrivyjv4IEOIvQhfzI CN1wzQkjcs3Wm2TJntB9v0NIPEu89Cqsww5c0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1715328649; x=1715933449; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender :content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-beenthere:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=qfvnj3IzhwYwIlZozuvmgp9GS5ZsA29DhJ+dM6kSBLA=; b=fdCoGajcVw8ZVW8u6LC1+1iPtSXNB2ALxdFYbHbm+mor4PFHV8YEczk5g4tTrQcso7 VIyG8vKq6LN4dSv2IYNQjN4MPFWYPRINbMO+MtTM1TJ914Z6ifNxrTDl8upRaU2GUGDy cPw2cM6Z8bIfkWg8xGiiuDX2OGi2f7o19cXmgS6blCRvP9lIzvKrr8uZm+3JUUVsMCO8 yJ7HJixKHkufYLP3k1s295dyqCJRpNidiFKS9E3OlvYx6e1mV7Ng8p+ebb5cCmAkGtSp 2WRNUL6IRM/CI8CDHI7rm07UFJsVNhGx2xkjKKjKwbJH+0I9l1HNczB6Z3uU9ZcF/EZS W9cw== X-Forwarded-Encrypted: i=2; AJvYcCUyKckPvkMuLayKQzbWhG96iZ7gY3mz8Asx3IpYkvgIZb21lNWDsRp5ZejmvoqhOTM2ROT8nTqn5slrh3ubd122hlFsTGoxQk+JyHQT8y6gbbm+CVMh7kxQtD4sGQ== X-Gm-Message-State: AOJu0YwVR96A2bRafBxZvyqmLWh7d3aw4ZKWBUC/lY/29BSAY1E9WZz1 gP60pTC4pxYHBjwKPFGUKmksdXS3ks5Fpd8QFQ8SeffnGfevVyM/liNclld4CMfj2g== X-Google-Smtp-Source: AGHT+IGbxfXKDFMmC+IKnNCTe4Yly+fLvWHAdImkow7vkQOuVn+rqAxcANL2eA/lRkH9FhvzJGaTog== X-Received: by 2002:a50:ccd8:0:b0:572:a049:c797 with SMTP id 4fb4d7f45d1cf-5734d5f34f0mr1889606a12.12.1715328648584; Fri, 10 May 2024 01:10:48 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:4497:b0:572:7dc6:da02 with SMTP id 4fb4d7f45d1cf-573333345f5ls46773a12.2.-pod-prod-00-eu; Fri, 10 May 2024 01:10:47 -0700 (PDT) X-Received: by 2002:a17:906:2845:b0:a59:f2d2:49b1 with SMTP id a640c23a62f3a-a5a2d1b0df0mr162457466b.9.1715328646850; Fri, 10 May 2024 01:10:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1715328646; cv=none; d=google.com; s=arc-20160816; b=T1NyOkIsJ6KJvoVFUgpZyo3myTqNyHTEVxPqFQlQIBAHRsn71mZNtd9dLhjENjnWzk NM5ZcdK2Vnh7LpNfif23E546mQPfZ6JTUQpe+2zqjUjxfRXbtCgIf3wm48561bzm7NXb of4NW9dfffuH0hfmMsX+G+bYFHuJGMgY29J9gILYf2Acbr5SfoRffTcfNC60W7227pzK CS6JFdJAXU3tbfu8b0+PYmbOUxdPRa2Hnq4RDXx57h2vPZ0lHCTaXBcd1tHKZGkYhVcs w5YkZRYPQtQFKdoUnszzC0byxUQ9LpJiVGfpkPMuxgiy9E1fXmhhEWRGha/jedMn/vxi 8sFQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dkim-signature; bh=A2YvtdMH+Qf8SigIjjcYDqNdWVsmyU5nR0lG8RInewc=; fh=ZABRZAnkn1H9VfaqQFaJmtPDl039/I6NAxLO2GEzP0Q=; b=NbJhPzw2Sbr25osEfA0oF0R6tdPPIHOjmAXprvC6oTzVeErtjtQ3Wly7m5LviyFnKC oqrcdHk0TPMaGoxqXiT6Qw4mcWHLo5NIAmS2C+2W3N8xW9FyRKVH/2mUjYA4TAah4vFN S/fFa6QrcyAMoadwWSJ5Zk/mvL1bxqZPZCibmtCNDEFeEt3pMHV8DnV0KXD/1FQlFXV2 BMp4qL/Kjk1IVvcT8iE/EwN1lUSys8yvSgpkkTIsfAgLyBacwH46Kf6rqhocvvZk2uqf 5/Iz2qfJyxPcTvDag9u/wf2V2NSl1MRHjYBNa7TjnKukhomnWhzJLE7B3ZVwCdYMc3pV kcPA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="iZN/6ixO"; spf=pass (google.com: domain of patrick.barsanti@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=patrick.barsanti@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-a5a2e6518basor95816666b.1.2024.05.10.01.10.46 for (Google Transport Security); Fri, 10 May 2024 01:10:46 -0700 (PDT) Received-SPF: pass (google.com: domain of patrick.barsanti@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:907:720f:b0:a59:9ed5:eefc with SMTP id a640c23a62f3a-a5a2d30ba12mr228452266b.32.1715328646128; Fri, 10 May 2024 01:10:46 -0700 (PDT) Received: from localhost.localdomain (i116103.upc-i.chello.nl. [62.195.116.103]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a5a17b01501sm156282566b.165.2024.05.10.01.10.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 10 May 2024 01:10:45 -0700 (PDT) From: Patrick Barsanti To: linux-amarula@amarulasolutions.com Cc: Patrick Barsanti Subject: [PATCH] dts: ti: Add support for AM623-M3 Date: Fri, 10 May 2024 10:10:38 +0200 Message-Id: <20240510081038.26101-1-patrick.barsanti@amarulasolutions.com> X-Mailer: git-send-email 2.40.1 MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" X-Original-Sender: patrick.barsanti@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="iZN/6ixO"; spf=pass (google.com: domain of patrick.barsanti@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=patrick.barsanti@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , AM623-M3 is a low-cost board based on K3 AM623 SoC. It supports the following interfaces: * 256 MB LPDDR3 RAM * x1 USB OTG Connector * CC330x SimpleLink™ Wi-Fi 6 and Bluetooth® Low Energy companion IC * 512 Mbit OSPI flash * x1 UART through UART-USB bridge * x1 eMMC 4GB Add basic support for AM623-M3. Signed-off-by: Patrick Barsanti --- arch/arm64/boot/dts/ti/Makefile | 1 + arch/arm64/boot/dts/ti/k3-am62-ccm-m3.dts | 98 ++++++ .../boot/dts/ti/k3-am62x-ccm-m3-common.dtsi | 300 ++++++++++++++++++ 3 files changed, 399 insertions(+) create mode 100644 arch/arm64/boot/dts/ti/k3-am62-ccm-m3.dts create mode 100644 arch/arm64/boot/dts/ti/k3-am62x-ccm-m3-common.dtsi diff --git a/arch/arm64/boot/dts/ti/Makefile b/arch/arm64/boot/dts/ti/Makefile index 9a722c2473fb..630d0c7da9ae 100644 --- a/arch/arm64/boot/dts/ti/Makefile +++ b/arch/arm64/boot/dts/ti/Makefile @@ -23,6 +23,7 @@ dtb-$(CONFIG_ARCH_K3) += k3-am625-verdin-wifi-dev.dtb dtb-$(CONFIG_ARCH_K3) += k3-am625-verdin-wifi-mallow.dtb dtb-$(CONFIG_ARCH_K3) += k3-am625-verdin-wifi-yavia.dtb dtb-$(CONFIG_ARCH_K3) += k3-am62x-phyboard-lyra-gpio-fan.dtbo +dtb-$(CONFIG_ARCH_K3) += k3-am62-ccm-m3.dtb dtb-$(CONFIG_ARCH_K3) += k3-am62-lp-sk.dtb # Boards with AM62Ax SoC diff --git a/arch/arm64/boot/dts/ti/k3-am62-ccm-m3.dts b/arch/arm64/boot/dts/ti/k3-am62-ccm-m3.dts new file mode 100644 index 000000000000..29f447c0ab2a --- /dev/null +++ b/arch/arm64/boot/dts/ti/k3-am62-ccm-m3.dts @@ -0,0 +1,98 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * AM623 M3 + * + * Copyright (C) 2024 Amarula Solutions BV + */ + +/dts-v1/; + +#include "k3-am62x-ccm-m3-common.dtsi" + +/ { + compatible = "ti,am625-ccm-m3", "ti,am625"; + model = "BSH - CCM-M3"; + + opp-table { + /* Add 1.4GHz OPP for am625-sk board. Requires VDD_CORE to be at 0.85V */ + opp-1400000000 { + opp-hz = /bits/ 64 <1400000000>; + opp-supported-hw = <0x01 0x0004>; + clock-latency-ns = <6000000>; + }; + }; +}; + +&main0_crit { + temperature = <115000>; /* milliCelsius original value: 105000 */ + hysteresis = <2000>; /* milliCelsius */ + type = "critical"; +}; + +&main1_crit { + temperature = <115000>; /* milliCelsius original value: 105000 */ + hysteresis = <2000>; /* milliCelsius */ + type = "critical"; +}; + +&ospi0 { + status = "okay"; + pinctrl-names = "default"; + pinctrl-0 = <&ospi0_pins_default>; + + flash@0 { + compatible = "spi-nand"; + reg = <0x0>; + spi-tx-bus-width = <4>; + spi-rx-bus-width = <4>; + spi-max-frequency = <50000000>; + cdns,tshsl-ns = <60>; + cdns,tsd2d-ns = <60>; + cdns,tchsh-ns = <60>; + cdns,tslch-ns = <60>; + cdns,read-delay = <2>; + cdns,phy-mode; + + partitions { + compatible = "fixed-partitions"; + #address-cells = <1>; + #size-cells = <1>; + + partition@0 { + label = "ospi_nand.tiboot3"; + reg = <0x0 0x80000>; + }; + + partition@80000 { + label = "ospi_nand.tispl"; + reg = <0x80000 0x200000>; + }; + + partition@280000 { + label = "ospi_nand.u-boot"; + reg = <0x280000 0x400000>; + }; + + partition@600000 { + label = "ospi_nand.env"; + reg = <0x600000 0x40000>; + }; + + partition@640000 { + label = "ospi_nand.env.backup"; + reg = <0x640000 0x40000>; + }; + + partition@2000000 { + label = "ospi_nand.rootfs"; + reg = <0x2000000 0xd9c0000>; + }; + + partition@f9c0000 { + label = "ospi_nand.phypattern"; + reg = <0xf9c0000 0x40000>; + }; + /* End of 256MB */ + }; + }; +}; diff --git a/arch/arm64/boot/dts/ti/k3-am62x-ccm-m3-common.dtsi b/arch/arm64/boot/dts/ti/k3-am62x-ccm-m3-common.dtsi new file mode 100644 index 000000000000..9f6ef1b326e8 --- /dev/null +++ b/arch/arm64/boot/dts/ti/k3-am62x-ccm-m3-common.dtsi @@ -0,0 +1,300 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Common dtsi for AM623 BSH M3 and derivatives + * + * Copyright (C) 2024 Amarula Solutions BV + */ + +#include "k3-am625.dtsi" + +/ { + aliases { + i2c0 = &main_i2c0; + mmc0 = &sdhci0; + rtc0 = &wkup_rtc0; + serial2 = &main_uart0; + spi0 = &ospi0; + usb0 = &usb0; + }; + + chosen { + stdout-path = "serial2:115200n8"; + }; + + cpus { + /delete-node/ cpu@2; + /delete-node/ cpu@3; + }; + + memory@80000000 { + bootph-pre-ram; + device_type = "memory"; + /* 256M RAM */ + reg = <0x00000000 0x80000000 0x00000000 0x10000000>; + }; + + reserved-memory { + #address-cells = <2>; + #size-cells = <2>; + ranges; + + rtos_ipc_memory_region: ipc-memories@88800000 { + compatible = "shared-dma-pool"; + reg = <0x00 0x88800000 0x00 0x00300000>; + no-map; + }; + + secure_tfa_ddr: tfa@8a500000 { + reg = <0x00 0x8a500000 0x00 0x80000>; + alignment = <0x1000>; + no-map; + }; + + wkup_r5fss0_core0_dma_memory_region: r5f-dma-memory@87600000 { + compatible = "shared-dma-pool"; + reg = <0x00 0x87600000 0x00 0x00100000>; + no-map; + }; + + wkup_r5fss0_core0_memory_region: r5f-memory@87700000 { + compatible = "shared-dma-pool"; + reg = <0x00 0x87700000 0x00 0x00c00000>; + no-map; + }; + }; + + vcc_5v: regulator-0 { + compatible = "regulator-fixed"; + regulator-name = "vcc_5v"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + regulator-always-on; + regulator-boot-on; + }; + + vdd_3v3: regulator-1 { + compatible = "regulator-fixed"; + regulator-name = "vdd_3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + /* This get supplied by pmic that is powered by the 5v */ + vin-supply = <&vcc_5v>; + regulator-always-on; + regulator-boot-on; + }; +}; + +&cluster0 { + /delete-node/ core2; + /delete-node/ core3; +}; + +&cpsw3g { + status = "disabled"; +}; + +&gpu { + status = "disabled"; +}; + +&mailbox0_cluster0 { + mbox_r5_0: mbox-r5-0 { + ti,mbox-rx = <2 0 0>; + ti,mbox-tx = <3 0 0>; + }; +}; + +&main_gpio0 { + status = "okay"; +}; + +&main_gpio1 { + status = "okay"; +}; + +&main_gpio_intr { + status = "okay"; +}; + +&main_i2c0 { + pinctrl-names = "default"; + pinctrl-0 = <&main_i2c0_pins_default>; + clock-frequency = <400000>; + status = "okay"; + + tps65219: pmic@30 { + compatible = "ti,tps65219"; + reg = <0x30>; + buck1-supply = <&vcc_5v>; + buck2-supply = <&vcc_5v>; + buck3-supply = <&vcc_5v>; + ldo1-supply = <&vcc_5v>; + ldo2-supply = <&vcc_5v>; + ldo3-supply = <&vcc_5v>; + ldo4-supply = <&vcc_5v>; + + pinctrl-names = "default"; + pinctrl-0 = <&pmic_irq_pins_default>; + interrupt-parent = <&gic500>; + interrupts = ; + interrupt-controller; + #interrupt-cells = <1>; + /* ti,power-button; */ + + regulators { + buck1_reg: buck1 { + regulator-name = "VDD_CORE"; /* VDDSOC */ + regulator-min-microvolt = <850000>; + regulator-max-microvolt = <850000>; + regulator-boot-on; + regulator-always-on; + }; + + buck2_reg: buck2 { + regulator-name = "VCC1V8_SYS"; /* VDD_1V8 */ + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + + buck3_reg: buck3 { + regulator-name = "VDD_LPDDR4"; /* VDD_DRAM */ + regulator-min-microvolt = <1100000>; + regulator-max-microvolt = <1100000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo2_reg: ldo2 { + regulator-name = "VDDAR_CORE"; /* VPP_1V8 */ + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo3_reg: ldo3 { + regulator-name = "VDDA_1V8"; /* VDDA_1V8 */ + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + }; + }; +}; + +&main_pmx0 { + + main_i2c0_pins_default: main-i2c0-pins-default { + pinctrl-single,pins = < + AM62X_IOPAD(0x1e0, PIN_INPUT_PULLUP, 0) /* (B16) I2C0_SCL */ + AM62X_IOPAD(0x1e4, PIN_INPUT_PULLUP, 0) /* (A16) I2C0_SDA */ + >; + }; + + main_mmc0_pins_default: main-mmc0-pins-default { + pinctrl-single,pins = < + AM62X_IOPAD(0x220, PIN_INPUT, 0) /* (Y3) MMC0_CMD */ + AM62X_IOPAD(0x218, PIN_INPUT, 0) /* (AB1) MMC0_CLK */ + AM62X_IOPAD(0x214, PIN_INPUT, 0) /* (AA2) MMC0_DAT0 */ + AM62X_IOPAD(0x210, PIN_INPUT, 0) /* (AA1) MMC0_DAT1 */ + AM62X_IOPAD(0x20c, PIN_INPUT, 0) /* (AA3) MMC0_DAT2 */ + AM62X_IOPAD(0x208, PIN_INPUT, 0) /* (Y4) MMC0_DAT3 */ + AM62X_IOPAD(0x204, PIN_INPUT, 0) /* (AB2) MMC0_DAT4 */ + AM62X_IOPAD(0x200, PIN_INPUT, 0) /* (AC1) MMC0_DAT5 */ + AM62X_IOPAD(0x1fc, PIN_INPUT, 0) /* (AD2) MMC0_DAT6 */ + AM62X_IOPAD(0x1f8, PIN_INPUT, 0) /* (AC2) MMC0_DAT7 */ + >; + }; + + /* Debug console */ + main_uart0_pins_default: main-uart0-pins-default { + pinctrl-single,pins = < + AM62X_IOPAD(0x1c8, PIN_INPUT, 0) /* (D14) UART0_RXD */ + AM62X_IOPAD(0x1cc, PIN_OUTPUT, 0) /* (E14) UART0_TXD */ + >; + }; + + main_usb0_pins_default: main-usb0-pins-default { + pinctrl-single,pins = < + AM62X_IOPAD(0x0254, PIN_INPUT, 0) /* (C20) USB0_DRVVBUS */ + >; + }; + + ospi0_pins_default: qspi-nand-pins-default { + pinctrl-single,pins = < + AM62X_IOPAD(0x0000, PIN_OUTPUT, 0) /* (H24) OSPI0_CLK */ + AM62X_IOPAD(0x002c, PIN_OUTPUT, 0) /* (F23) OSPI0_CSn0 */ + AM62X_IOPAD(0x000c, PIN_INPUT, 0) /* (E25) OSPI0_D0 */ + AM62X_IOPAD(0x0010, PIN_INPUT, 0) /* (G24) OSPI0_D1 */ + AM62X_IOPAD(0x0014, PIN_INPUT, 0) /* (F25) OSPI0_D2 */ + AM62X_IOPAD(0x0018, PIN_INPUT, 0) /* (F24) OSPI0_D3 */ + >; + }; + + pmic_irq_pins_default: pmic-irq-pins-default { + pinctrl-single,pins = < + AM62X_IOPAD(0x01f4, PIN_INPUT, 0) /* (D16) EXTINTn */ + >; + }; +}; + +&main_rti2 { + status = "disabled"; +}; + +&main_rti3 { + status = "disabled"; +}; + +&main_rti15 { + status = "disabled"; +}; + +&main_uart0 { + bootph-all; + status = "okay"; + pinctrl-names = "default"; + pinctrl-0 = <&main_uart0_pins_default>; + interrupts-extended = <&gic500 GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH>, + <&main_pmx0 0x1c8>; /* (D14) UART0_RXD PADCONFIG114 */ + interrupt-names = "irq", "wakeup"; +}; + +&main_uart1 { + /* Main UART1 is used by TIFS firmware */ + bootph-pre-ram; + status = "reserved"; +}; + +&mcu_uart0 { + status = "disabled"; +}; + +&sdhci0 { + status = "okay"; + pinctrl-names = "default"; + pinctrl-0 = <&main_mmc0_pins_default>; + ti,driver-strength-ohm = <50>; + disable-wp; +}; + +&usb0 { + dr_mode = "otg"; + pinctrl-names = "default"; + pinctrl-0 = <&main_usb0_pins_default>; + usb-role-switch; +}; + +&usbss0 { + status = "okay"; + ti,vbus-divider; +}; + +&wkup_uart0 { + /* WKUP UART0 is used by DM firmware */ + bootph-pre-ram; + status = "reserved"; +};