From patchwork Sun Jul 14 11:32:54 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3299 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-lf1-f69.google.com (mail-lf1-f69.google.com [209.85.167.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id CA9F5412C7 for ; Sun, 14 Jul 2024 13:33:27 +0200 (CEST) Received: by mail-lf1-f69.google.com with SMTP id 2adb3069b0e04-52e993e31a9sf3449875e87.1 for ; Sun, 14 Jul 2024 04:33:27 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720956807; cv=pass; d=google.com; s=arc-20160816; b=gWCZOCn/WW00Bjo6MLjnZJ4rsWp+qQgczp2FUGnuhEJugSHnhlkrw1rp/c0yx9yNcC 8RdZ159dPZAmpq5+g62MpgGhAPH82Ojzvt4L5hwEy6oyL2Xppj9EIsgLZ8koLdWp/Tyo WQ8/r80W36yWE0yO+qj2Kl99F5yDXvC+90+geiXUC+juBfpgrWrtRKind1mzZIpkvxQF Veh0j5r7lHNy6aypr6iYNIV2Cl1ShMzwSxw02ATdhhUXP+SYEV7QRxsqUYWD1K3UBzdT uSFIzxBP+jihu8oZPX4Y0FVHUCQtRoTH0usUN1FgW6kkvBezVfr7zwkfkxRjO9Q4MT+0 G0qg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=krP4NUGSkeUMNK8SEII3obvO7Ty4Vj7hFPOtuUS94Cs=; fh=7mKH+CU2CBsaTjKiCcSG/zDRwXQ2l2rEH3W7qc243KE=; b=hgMHD4468gtWVGowMuybs2UcoUKVRzIVKawgXL9lTWrnrWaKENqimBm1MNNLH35XUv sODa5Z14GXa7UwpacaT/LVBLGOwPydQuXqsO1w9VhimfoQegtDi/ER5+Fj7PH/xxXTU+ hOxEUp6NSieORJjEUCyNKaGsrxvCFlTGv7FcykzKUe5VB95X3fV6NjfjR+9x5xzFvMbw 5iNQwNZOfUu6N+SadZsgQWw4WRWZqXIlsDGJ/re/T9ivHE7+9ndsG4bcwdDFXZ+VFU3A zF33JoYBDGSRqFDSf32UxQH9NhOe8DDyIlxQ5utK0OL0fwFNmuq6fTBJhN6kt1HWQJkp VtbQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ic4KJRLz; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720956807; x=1721561607; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=krP4NUGSkeUMNK8SEII3obvO7Ty4Vj7hFPOtuUS94Cs=; b=Xw2U70MudFgmnJVjZT14ZgY9rwZywt+ePulY+9rgFjTGToZcYE8BA9HRR79CRsQiJj TQQFaTDK6fR4ahhqwj08wf55R9u5CjVJHOL0gO9RDlN4wg2zYaqQReIz2HhcryPh7AaF p/y54Sl0OIxR+65mqM2ViWWAyR/UY7fv6f8ug= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720956807; x=1721561607; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=krP4NUGSkeUMNK8SEII3obvO7Ty4Vj7hFPOtuUS94Cs=; b=sG8u4s+3oLtEmq9GHRbF1QUREQ8nZAytELW5hRy7Cue1GHE7TmRtNoe1E3TJkmj5Q/ riyaU8mf+urcGZEXXHtYLhAEihbHA6ErRH5DAXJbCPTBqHotqolDrhHfQQ21uutkkCtW or0S9KPeLDD+gglxk/CKevrtN1rerX3weLqCzGetOiDJj+dgJ3nPazpjQU7CvX9YCfDm hiDqCWG9z/q+NRfgKPynFuaTYKs4RhRtPEhdohTebbVP0o5go0ZYl4wZ+3sFpbV76OxZ UFKj1vjJQU1iXh8NSqvFMgWkXlZupb54YsRqib+wLLM2pFXCP4vTimaIYNf9EYiVwH17 NnJw== X-Forwarded-Encrypted: i=2; AJvYcCVY81fNBlibpsH+9TtPX0jtwdFfujiBlWudFhSCuOiMtzJXJVnFTEFuacGMTU36HSGsfcqCvEb79mtEihwNr5vxxnll6oeUYgiC+SHGTgoQTMaPexGlZUzq1rAp8w== X-Gm-Message-State: AOJu0Yz93xcuHjF9/GRSgOLlCOBoIyD6xMlgKlf8ZimOBQdn5Ho9AD51 gEzcTqwZOash6oj5adeqM9Wvy9RaPYSDZXahtyYiwiNJVJNOSWfpJAtsE2SbRbh82Q== X-Google-Smtp-Source: AGHT+IHonY1z//QDqygI/2BUVUN+qM/2shdw3PzJDiYRbIG2UQGPwc+RHbktog1Xqh8W5Jxv2ao8LQ== X-Received: by 2002:a05:6512:3c85:b0:52c:dfa7:53a2 with SMTP id 2adb3069b0e04-52eb99cc6a0mr11403903e87.50.1720956807280; Sun, 14 Jul 2024 04:33:27 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:ac2:561b:0:b0:52c:e3d2:83c3 with SMTP id 2adb3069b0e04-52ec4093c35ls1746283e87.0.-pod-prod-07-eu; Sun, 14 Jul 2024 04:33:25 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCXj5NGI/v5+8gEqS3j4Or6Zxke9HbKlrl0JzGWC85MiY1XyZDjXQ7s5YIc1hA8P6PM3ez3B8MSEVxqNOnl+xtQSdFA5ZptdMF9Z9Y20ml2hNQpo X-Received: by 2002:a05:6512:15a0:b0:52c:d750:bd19 with SMTP id 2adb3069b0e04-52eb998fc7cmr13226257e87.8.1720956805460; Sun, 14 Jul 2024 04:33:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720956805; cv=none; d=google.com; s=arc-20160816; b=VU1I7tsHbow35P9UTTF2cuj99BUFo7KWjSR/0Royqx/pdV8qxBJ37oVQblBR/N0DBV KUVsnjwOpea0w3qUFAiS+t1D/2habrvmuvtYZU2f0wE1NlwN0/x9VOVKoo596PfnazYL Gf2+2l+MyPuGZHHBVmehbaaC6+UL55AyFcu+hYNajQumQQxSqoyqdd/8R00yA0kRfXxI Yt5a2FfZICgh8zSFqQ74JyUjPjj3F/1NRmeotg3B7H/Bf7gpxyqZZd/pg7XyFGawo5t9 /iBRKBcCGpHgyw1td8SyCDKhS4Wo4Cz6erUEfuw0CFCGJpAiN6Ye++OreVVoGWeleDRr lRuA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Hmbbxb1F+DyFqKbkxqGn2PPIwpqkWAvkpsklF4VY2yo=; fh=7Do0CQHhjhHJzDjWZqs+xMpFfB8dUgJ0N7HTy3OVzME=; b=YVvoTUh67HqsmZECix/3QsPwoeS9CFm6Df2u9Zw1116khOYdovBbWG1t8mkQ/k1fqm DGt+mjEeH6qeZQTiP6KRXawbtpH+o818idESDYqX/jePTsZKkv3GipahcNQvSA/Y59r+ ehBasNE/XsvdreIMzUASjggBpPaYCJ/vMaJa/Sgsd/myjEE8XS/6I7zgxvBg0jau6iLm gQyHQTSJ8FXl7869E2D1JUBV+aczOnOC6+BwcvweA8V8sW/oscFYztdCw9OUoK5rAyan ZLWBqD+7YDMBzLXBDGWGQPbP4olvy5oBEDKPBUPznAC+5cqDHo2vCpHMti/sPmEfSgAA zScA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ic4KJRLz; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id 2adb3069b0e04-52ed2532f29sor454302e87.7.2024.07.14.04.33.25 for (Google Transport Security); Sun, 14 Jul 2024 04:33:25 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCVxNGFGVRsP8v4T77dNCCfv0UWtz6kfkSyv9GEta6/yIJxlITNZh4w7NL4dHV/I/hTOYW3QPCp1nSWmjAGuyMv73AlhCEAKPoACifn5tlOtON+q X-Received: by 2002:a05:6512:6c7:b0:52c:88d7:ae31 with SMTP id 2adb3069b0e04-52eb99cc65cmr10730657e87.48.1720956804999; Sun, 14 Jul 2024 04:33:24 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-59b25528dc1sm1929469a12.52.2024.07.14.04.33.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 04:33:24 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 17/25] video: Update mxsfb video drivers for iMX8MM/iMX8MN display Date: Sun, 14 Jul 2024 13:32:54 +0200 Message-ID: <20240714113302.133399-17-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714113302.133399-1-michael@amarulasolutions.com> References: <20240714113302.133399-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ic4KJRLz; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Update mxsfb for LCD video driver Signed-off-by: Ye Li Signed-off-by: Michael Trimarchi --- drivers/video/mxsfb.c | 141 ++++++++++++++++++++++++++++-------------- 1 file changed, 95 insertions(+), 46 deletions(-) diff --git a/drivers/video/mxsfb.c b/drivers/video/mxsfb.c index 792d6314d1..4186ccd002 100644 --- a/drivers/video/mxsfb.c +++ b/drivers/video/mxsfb.c @@ -21,8 +21,13 @@ #include #include #include +#include +#include +#include +#include #include "videomodes.h" +#include #define PS2KHZ(ps) (1000000000UL / (ps)) #define HZ2PS(hz) (1000000000UL / ((hz) / 1000)) @@ -30,6 +35,11 @@ #define BITS_PP 18 #define BYTES_PP 4 +struct mxsfb_priv { + fdt_addr_t reg_base; + struct udevice *disp_dev; +}; + struct mxs_dma_desc desc; /** @@ -56,9 +66,10 @@ __weak void mxsfb_system_setup(void) */ static void mxs_lcd_init(struct udevice *dev, u32 fb_addr, - struct display_timing *timings, int bpp) + struct display_timing *timings, int bpp, bool bridge) { - struct mxs_lcdif_regs *regs = (struct mxs_lcdif_regs *)MXS_LCDIF_BASE; + struct mxsfb_priv *priv = dev_get_priv(dev); + struct mxs_lcdif_regs *regs = (struct mxs_lcdif_regs *)priv->reg_base; const enum display_flags flags = timings->flags; uint32_t word_len = 0, bus_width = 0; uint8_t valid_data = 0; @@ -109,7 +120,7 @@ static void mxs_lcd_init(struct udevice *dev, u32 fb_addr, } #else /* Kick in the LCDIF clock */ - mxs_set_lcdclk(MXS_LCDIF_BASE, timings->pixelclock.typ / 1000); + mxs_set_lcdclk(priv->reg_base, timings->pixelclock.typ / 1000); #endif /* Restart the LCDIF block */ @@ -142,26 +153,30 @@ static void mxs_lcd_init(struct udevice *dev, u32 fb_addr, LCDIF_CTRL_BYPASS_COUNT | LCDIF_CTRL_LCDIF_MASTER, ®s->hw_lcdif_ctrl); - writel(valid_data << LCDIF_CTRL1_BYTE_PACKING_FORMAT_OFFSET, + writel((valid_data << LCDIF_CTRL1_BYTE_PACKING_FORMAT_OFFSET) | + LCDIF_CTRL1_RECOVER_ON_UNDERFLOW, ®s->hw_lcdif_ctrl1); + if (bridge) + writel(LCDIF_CTRL2_OUTSTANDING_REQS_REQ_16, ®s->hw_lcdif_ctrl2); + mxsfb_system_setup(); writel((timings->vactive.typ << LCDIF_TRANSFER_COUNT_V_COUNT_OFFSET) | timings->hactive.typ, ®s->hw_lcdif_transfer_count); - vdctrl0 = LCDIF_VDCTRL0_ENABLE_PRESENT | LCDIF_VDCTRL0_ENABLE_POL | + vdctrl0 = LCDIF_VDCTRL0_ENABLE_PRESENT | LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT | LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT | timings->vsync_len.typ; - if(flags & DISPLAY_FLAGS_HSYNC_HIGH) + if (flags & DISPLAY_FLAGS_HSYNC_HIGH) vdctrl0 |= LCDIF_VDCTRL0_HSYNC_POL; - if(flags & DISPLAY_FLAGS_VSYNC_HIGH) + if (flags & DISPLAY_FLAGS_VSYNC_HIGH) vdctrl0 |= LCDIF_VDCTRL0_VSYNC_POL; - if(flags & DISPLAY_FLAGS_PIXDATA_NEGEDGE) + if (flags & DISPLAY_FLAGS_PIXDATA_NEGEDGE) vdctrl0 |= LCDIF_VDCTRL0_DOTCLK_POL; - if(flags & DISPLAY_FLAGS_DE_HIGH) + if (flags & DISPLAY_FLAGS_DE_HIGH) vdctrl0 |= LCDIF_VDCTRL0_ENABLE_POL; writel(vdctrl0, ®s->hw_lcdif_vdctrl0); @@ -198,10 +213,10 @@ static void mxs_lcd_init(struct udevice *dev, u32 fb_addr, } static int mxs_probe_common(struct udevice *dev, struct display_timing *timings, - int bpp, u32 fb) + int bpp, u32 fb, bool bridge) { /* Start framebuffer */ - mxs_lcd_init(dev, fb, timings, bpp); + mxs_lcd_init(dev, fb, timings, bpp, bridge); #ifdef CONFIG_VIDEO_MXS_MODE_SYSTEM /* @@ -212,7 +227,8 @@ static int mxs_probe_common(struct udevice *dev, struct display_timing *timings, * sets the RUN bit, then waits until it gets cleared and repeats this * infinitelly. This way, we get smooth continuous updates of the LCD. */ - struct mxs_lcdif_regs *regs = (struct mxs_lcdif_regs *)MXS_LCDIF_BASE; + struct mxsfb_priv *priv = dev_get_priv(dev); + struct mxs_lcdif_regs *regs = (struct mxs_lcdif_regs *)priv->reg_base; memset(&desc, 0, sizeof(struct mxs_dma_desc)); desc.address = (dma_addr_t)&desc; @@ -229,9 +245,9 @@ static int mxs_probe_common(struct udevice *dev, struct display_timing *timings, return 0; } -static int mxs_remove_common(u32 fb) +static int mxs_remove_common(phys_addr_t reg_base, u32 fb) { - struct mxs_lcdif_regs *regs = (struct mxs_lcdif_regs *)MXS_LCDIF_BASE; + struct mxs_lcdif_regs *regs = (struct mxs_lcdif_regs *)(reg_base); int timeout = 1000000; if (!fb) @@ -258,6 +274,7 @@ static int mxs_of_get_timings(struct udevice *dev, int ret = 0; u32 display_phandle; ofnode display_node; + struct mxsfb_priv *priv = dev_get_priv(dev); ret = ofnode_read_u32(dev_ofnode(dev), "display", &display_phandle); if (ret) { @@ -278,10 +295,19 @@ static int mxs_of_get_timings(struct udevice *dev, return -EINVAL; } - ret = ofnode_decode_display_timing(display_node, 0, timings); - if (ret) { - dev_err(dev, "failed to get any display timings\n"); - return -EINVAL; + priv->disp_dev = video_link_get_next_device(dev); + if (priv->disp_dev) { + ret = video_link_get_display_timings(timings); + if (ret) { + dev_err(dev, "failed to get any video link display timings\n"); + return -EINVAL; + } + } else { + ret = ofnode_decode_display_timing(display_node, 0, timings); + if (ret) { + dev_err(dev, "failed to get any display timings\n"); + return -EINVAL; + } } return ret; @@ -291,20 +317,58 @@ static int mxs_video_probe(struct udevice *dev) { struct video_uc_plat *plat = dev_get_uclass_plat(dev); struct video_priv *uc_priv = dev_get_uclass_priv(dev); + struct mxsfb_priv *priv = dev_get_priv(dev); struct display_timing timings; u32 bpp = 0; u32 fb_start, fb_end; int ret; + bool enable_bridge = false; debug("%s() plat: base 0x%lx, size 0x%x\n", __func__, plat->base, plat->size); + priv->reg_base = dev_read_addr(dev); + if (priv->reg_base == FDT_ADDR_T_NONE) { + dev_err(dev, "lcdif base address is not found\n"); + return -EINVAL; + } + ret = mxs_of_get_timings(dev, &timings, &bpp); if (ret) return ret; - ret = mxs_probe_common(dev, &timings, bpp, plat->base); + if (priv->disp_dev) { +#if IS_ENABLED(CONFIG_VIDEO_BRIDGE) + if (device_get_uclass_id(priv->disp_dev) == UCLASS_VIDEO_BRIDGE) { + ret = video_bridge_attach(priv->disp_dev); + if (ret) { + dev_err(dev, "fail to attach bridge\n"); + return ret; + } + + ret = video_bridge_set_backlight(priv->disp_dev, 80); + if (ret) { + dev_err(dev, "fail to set backlight\n"); + return ret; + } + + enable_bridge = true; + video_bridge_check_timing(priv->disp_dev, &timings); + } +#endif + + if (device_get_uclass_id(priv->disp_dev) == UCLASS_PANEL) { + ret = panel_enable_backlight(priv->disp_dev); + if (ret) { + dev_err(dev, "panel %s enable backlight error %d\n", + priv->disp_dev->name, ret); + return ret; + } + } + } + + ret = mxs_probe_common(dev, &timings, bpp, plat->base, enable_bridge); if (ret) return ret; @@ -343,33 +407,9 @@ static int mxs_video_probe(struct udevice *dev) static int mxs_video_bind(struct udevice *dev) { struct video_uc_plat *plat = dev_get_uclass_plat(dev); - struct display_timing timings; - u32 bpp = 0; - u32 bytes_pp = 0; - int ret; - ret = mxs_of_get_timings(dev, &timings, &bpp); - if (ret) - return ret; - - switch (bpp) { - case 32: - case 24: - case 18: - bytes_pp = 4; - break; - case 16: - bytes_pp = 2; - break; - case 8: - bytes_pp = 1; - break; - default: - dev_err(dev, "invalid bpp specified (bpp = %i)\n", bpp); - return -EINVAL; - } - - plat->size = timings.hactive.typ * timings.vactive.typ * bytes_pp; + /* Max size supported by LCDIF, because in bind, we can't probe panel */ + plat->size = 1920 * 1080 *4 * 2; return 0; } @@ -377,8 +417,14 @@ static int mxs_video_bind(struct udevice *dev) static int mxs_video_remove(struct udevice *dev) { struct video_uc_plat *plat = dev_get_uclass_plat(dev); + struct mxsfb_priv *priv = dev_get_priv(dev); + + debug("%s\n", __func__); + + if (priv->disp_dev) + device_remove(priv->disp_dev, DM_REMOVE_NORMAL); - mxs_remove_common(plat->base); + mxs_remove_common(priv->reg_base, plat->base); return 0; } @@ -389,6 +435,8 @@ static const struct udevice_id mxs_video_ids[] = { { .compatible = "fsl,imx6sx-lcdif" }, { .compatible = "fsl,imx7ulp-lcdif" }, { .compatible = "fsl,imxrt-lcdif" }, + { .compatible = "fsl,imx8mm-lcdif" }, + { .compatible = "fsl,imx8mn-lcdif" }, { /* sentinel */ } }; @@ -400,4 +448,5 @@ U_BOOT_DRIVER(mxs_video) = { .probe = mxs_video_probe, .remove = mxs_video_remove, .flags = DM_FLAG_PRE_RELOC | DM_FLAG_OS_PREPARE, + .priv_auto = sizeof(struct mxsfb_priv), };