From patchwork Sat Jan 18 12:40:06 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3830 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 9C7973F360 for ; Sat, 18 Jan 2025 13:41:32 +0100 (CET) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-5d3cb2e6c42sf4240819a12.3 for ; Sat, 18 Jan 2025 04:41:32 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1737204092; cv=pass; d=google.com; s=arc-20240605; b=HMdARk1isgEr/E6GgsmcpKHS/zPg8q34Nu7yCsW6TlviivpIMyPqtUL0UInTWjiQie DQOAYKJ+TbVA33wc/pS53iw+J/AxtAFr7gyOhQrU7QgZeqmux9LRwAbIisO/XuMZGCBn hrVesi64nW04GtmrdmXbjeaA5z/lxkSmSrv/blrL+M5odzSoe/wwL4r1UxcL9vD/UwzF HDfPHIrPjdnA93Z7kbfspH9BjGESf2Wk1K2Ovzng81T/tqpHp8TMlK46os3Z01ENmwqQ oPHUA6LGqOmbcAkMq0DzsnspmVTFT9CUP3Jt+WZZQ+i0T9rlXBGK2nztSyHnijevk9TK hWeA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=8FsBkQuO4l8BsQ/e9pHmeGteohnAgLUCGa7ZOaVhdlE=; fh=o4MvYByby3O+vxQILDcKHVr3MmeoTjpQjIBj79DpZCk=; b=eV0dg/aMT+R5wWkHALPDz9Sz645bjwCn/mtg3MnLz99r0plojApBNCTzzUyJmCqPYh kTc83PsG2Iwsv466GQ70txOcYPbr92UaAlQ4OZf8vXLJaZOWzlyhwe5s0dgM8lX8CPjH H6jWz3pBKgBolT0bgI7s+xB4IkEaV8KfK10eANZlJVlQq+mQEZ8wGRAcyz7pfSy4u6+D 2Z41TMf4hbSLTRAjiJq2mbNyfXk5nRRq27o0pRSJIJyL0Mh2nOi7Ny+F1xCrfupObINe XjKcq/0rlL1nj+FZ8E13Ygpp3RTeBQ9nGtEQ7EsVbo5gKT03ZQOhmt9eYdY+9AkiXejT hr+Q==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ZHLejjQk; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1737204092; x=1737808892; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=8FsBkQuO4l8BsQ/e9pHmeGteohnAgLUCGa7ZOaVhdlE=; b=r8e/nkUaQyFW4ECEcVILYyobyxOYN1PsbErQyDE6BQADfFR4Hd6jotpGwXbuZVUNNf oTC9GN59D0JbkEbZcumivMdwzR6CE4ePk4gzxg+BbQpjtJ8jMyElDi1YVlgzfZQKY2Qm 48IfoE9v2jsf2Dkaa6WLuRB3WIsfRf82Z1sHM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1737204092; x=1737808892; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=8FsBkQuO4l8BsQ/e9pHmeGteohnAgLUCGa7ZOaVhdlE=; b=w3Chj1c2dueyPFItmI13jgKRpTT/9Dkxb/X4+BK5FLr1tKirTdRACdspvnFOR7w13b 3x3yxo5fEJ55U0G5sj90QjLta+7lK8qTFzejefLJ6MYbAWMsF/geBJVZxFZ9NmG7qxk9 v24x2NSHQ8a0potecHSkOndPNw/wFtWwaw+fUfctiMHctt3r5sMVnAHCk3uuMHDvt3Lv FYj+68P9U+QKPSDQIDKbLpoREWiq6GajdZptc6x9wgxnTHz4h5wnIFosmyn/FiUIvxfK FBakQvqrNd3X3OvC/d7iESujx9xs3iqWNs3ZkbdlnGkJfpuM6IndLkDCCYaiE7YhaztG ViaA== X-Forwarded-Encrypted: i=2; AJvYcCXqPjguP4RRg2f6TgyEfC41cgrRrQPb2r0wNa03dhheslISKKnTUUFWkpqRB+2cwzPvIz3qf2hLptEL9a3D@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YyXRurfdUZ6yyUe+UumZ/tQqeteYIZp0QVD+ZK0Vq9cGDoCBLWj 4Lk1paJRWiexSIT83yGI9f96e0qmHZCmVSmAvvyjI4SWRDgBxPKgXS4lf964cjheaA== X-Google-Smtp-Source: AGHT+IEnz7eMwEC/RUwy0wkd1XYYVDwJic9Wx/EkYAIHnQbXMqFfhxve+HpXaNBw/dgeJSxTPeD2lQ== X-Received: by 2002:a05:6402:234a:b0:5d2:719c:8bf3 with SMTP id 4fb4d7f45d1cf-5db7d2f9b0cmr5331884a12.9.1737204092223; Sat, 18 Jan 2025 04:41:32 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:8d58:0:b0:5d3:c489:129 with SMTP id 4fb4d7f45d1cf-5db622edb6els24537a12.1.-pod-prod-01-eu; Sat, 18 Jan 2025 04:41:30 -0800 (PST) X-Received: by 2002:a17:907:1c19:b0:aa6:acd6:b30d with SMTP id a640c23a62f3a-ab38b4c63f2mr548093566b.48.1737204090422; Sat, 18 Jan 2025 04:41:30 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1737204090; cv=none; d=google.com; s=arc-20240605; b=gBekBCfBXdUiWCzl1VBJgxqDWOr2d8uoYkLhV9TVvxmFVGfmVAfRqaVLo2LKhfI3bu /e+jeoCxkkzmpIhzWhsV5uNY2o6Uv5/KhcDkVK/19etnolHrLdXwJB2PdcIg6sw7Md2m ySj/q3t9P7BjMEyvO6cMWpDc0Ir+a60VsHU8kOhFGFB7HVtYAZtUdaFw7Lt0XbKai/FJ haDukxTNvoRiYDJ3IO4A+TnKBFLl1IWvSb03rCL8i5FS3RBZWGeMYU9+ZOy3Wq5ODcxb z951Lk5NUkK/9111K+GnHYBkKf7T8wbE5i3/nVfqVxivv22FJG3eGcTaOSr/cG9Co/NM wYPQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=ZvTKndiMkROVePKKMXmQxzHj6whXXjb2pDAXF1Y9+GE=; fh=u/u80m6tBSaxW7VWG5AQatIbYzkIAnRGhZp/RTASK5o=; b=aV9hy1deT/C8ObkpY+8hQ16lZjjmPtTZjXlse3elQzV3KMspoYTovDhlno/qS2Yu46 ucKAYoyiCTpJbwxuX3pGfIiIeOmqmNyYlYqcbZ9k01/21G7vsz1cFsvZ9nlx/775LpA7 4TgCICc0dByxmYZ7Qv8JSqJluLp8RNh5izD5Xigv0qwVAaApfSFyt5RZan24xXvqi3wJ iv/DBNL8IFYdmPNuTtFvWjcKWFPndCdvTJ8/VDwSlEo1ToxWtuYGYCjrze939TFT9QiD ovV1pvc4j5Pf/91k2e150FLPRmjAwHAusyDmLTt+nVTMRtLwXs5Iz9V8EdoIqXUBYGoa nKtw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ZHLejjQk; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-ab38500cc6fsor255122966b.13.2025.01.18.04.41.30 for (Google Transport Security); Sat, 18 Jan 2025 04:41:30 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncshw1LfEIDM9zhlWECKIaHrgtE39uOE7MWAIZf9ZlcHlDgzW/3qh0V88ulJMGU CHKsFz5tuHqeaTgC1jbExAxrvbVjYdG+NUF4jEamzTkBvKsZQqUklHndrYvmERkuW6jVB1pBq3b 00rYbi73XIG7M5+rsAKY2ZKgk4vCM7xyaThWtpCPYvroOyOjORcMIcViMoTNjy8YxWuw9xS/Vjq Gi7Pq7BGmUpr/Bx5Ov6+5IPtngClKhzOIhWfN+/i0edL2WzMPENZUmiobfji1IyXJ9C3SfPkz6S oJtIgbiP5Jib1kUbKggFDKmmbSgnhn8ZPwvORvTqIvqmGw0xK41eeRmfMOQYsCetQG3XCTeW4Vy 7WuSZyIHZwlrp3soTfj3eRHToP8aOkmplozUi X-Received: by 2002:a17:906:6147:b0:ab3:9a57:f4fd with SMTP id a640c23a62f3a-ab39a5802damr320445266b.28.1737204089946; Sat, 18 Jan 2025 04:41:29 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-79-30-28-209.retail.telecomitalia.it. [79.30.28.209]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ab384fcd73dsm332562366b.178.2025.01.18.04.41.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 18 Jan 2025 04:41:29 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v9 23/23] clk: imx8mm: support spread spectrum clock generation Date: Sat, 18 Jan 2025 13:40:06 +0100 Message-ID: <20250118124044.157308-24-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250118124044.157308-1-dario.binacchi@amarulasolutions.com> References: <20250118124044.157308-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ZHLejjQk; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add support for spread spectrum clock generation for the audio, video, and DRAM PLLs. Signed-off-by: Dario Binacchi --- Changes in v9: - Add 'Reviewed-by' tag of Peng Fan for imx8mn platform patches - Fix building warning raised by the kernel test robot for patch v8, 11/18 clk: imx: add support for i.MX8MN anatop clock driver - Add patches for imx8m{m,p} platforms: - 23/23 clk: imx8mm: support spread spectrum clock generation - 22/23 clk: imx: add support for i.MX8MM anatop clock driver - 21/23 clk: imx8mp: support spread spectrum clock generation - 20/23 clk: imx8mp: rename ccm_base to base - 19/23 clk: imx: add support for i.MX8MP anatop clock driver Changes in v8: - Drop the patches added in version 7: - 10/23 dt-bindings: clock: imx8m-clock: add phandle to the anatop - 11/23 arm64: dts: imx8mm: add phandle to anatop within CCM - 12/23 arm64: dts: imx8mn: add phandle to anatop within CCM - 13/23 arm64: dts: imx8mp: add phandle to anatop within CCM - 14/23 arm64: dts: imx8mq: add phandle to anatop within CCM Changes in v7: - Add and manage fsl,anatop property as phandle to the anatop node with the new patches: - 10/23 dt-bindings: clock: imx8m-clock: add phandle to the anatop - 11/23 arm64: dts: imx8mm: add phandle to anatop within CCM - 12/23 arm64: dts: imx8mn: add phandle to anatop within CCM - 13/23 arm64: dts: imx8mp: add phandle to anatop within CCM - 14/23 arm64: dts: imx8mq: add phandle to anatop within CCM Changes in v6: - Merge patches: 10/20 dt-bindings: clock: imx8mm: add binding definitions for anatop 11/20 dt-bindings: clock: imx8mn: add binding definitions for anatop 12/20 dt-bindings: clock: imx8mp: add binding definitions for anatop to 05/20 dt-bindings: clock: imx8m-anatop: define clocks/clock-names now renamed 05/18 dt-bindings: clock: imx8m-anatop: add oscillators and PLLs - Split the patch 15/20 dt-bindings-clock-imx8m-clock-support-spread-spectru.patch into 12/18 dt-bindings: clock: imx8m-clock: add PLLs 16/18 dt-bindings: clock: imx8m-clock: support spread spectrum clocking Changes in v5: - Fix compilation errors. - Separate driver code from dt-bindings Changes in v4: - Add dt-bindings for anatop - Add anatop driver - Drop fsl,ssc-clocks from spread spectrum dt-bindings Changes in v3: - Patches 1/8 has been added in version 3. The dt-bindings have been moved from fsl,imx8m-anatop.yaml to imx8m-clock.yaml. The anatop device (fsl,imx8m-anatop.yaml) is indeed more or less a syscon, so it represents a memory area accessible by ccm (imx8m-clock.yaml) to setup the PLLs. - Patches {3,5}/8 have been added in version 3. - Patches {4,6,8}/8 use ccm device node instead of the anatop one. Changes in v2: - Add "allOf:" and place it after "required:" block, like in the example schema. - Move the properties definition to the top-level. - Drop unit types as requested by the "make dt_binding_check" command. drivers/clk/imx/clk-imx8mm.c | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/drivers/clk/imx/clk-imx8mm.c b/drivers/clk/imx/clk-imx8mm.c index d39de0a81a6f..f8413f495d5d 100644 --- a/drivers/clk/imx/clk-imx8mm.c +++ b/drivers/clk/imx/clk-imx8mm.c @@ -286,6 +286,7 @@ static int imx8mm_clocks_probe(struct platform_device *pdev) struct device *dev = &pdev->dev; struct device_node *np = dev->of_node, *anp; void __iomem *base; + struct imx_pll14xx_ssc ssc_conf; int ret; base = devm_platform_ioremap_resource(pdev, 0); @@ -324,9 +325,21 @@ static int imx8mm_clocks_probe(struct platform_device *pdev) hws[IMX8MM_SYS_PLL3_REF_SEL] = imx_anatop_get_clk_hw(anp, IMX8MM_ANATOP_SYS_PLL3_REF_SEL); hws[IMX8MM_AUDIO_PLL1] = imx_anatop_get_clk_hw(anp, IMX8MM_ANATOP_AUDIO_PLL1); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "audio_pll1", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MM_AUDIO_PLL1], &ssc_conf); + hws[IMX8MM_AUDIO_PLL2] = imx_anatop_get_clk_hw(anp, IMX8MM_ANATOP_AUDIO_PLL2); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "audio_pll2", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MM_AUDIO_PLL2], &ssc_conf); + hws[IMX8MM_VIDEO_PLL] = imx_anatop_get_clk_hw(anp, IMX8MM_ANATOP_VIDEO_PLL); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "video_pll", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MM_VIDEO_PLL], &ssc_conf); + hws[IMX8MM_DRAM_PLL] = imx_anatop_get_clk_hw(anp, IMX8MM_ANATOP_DRAM_PLL); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "dram_pll", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MM_DRAM_PLL], &ssc_conf); + hws[IMX8MM_GPU_PLL] = imx_anatop_get_clk_hw(anp, IMX8MM_ANATOP_GPU_PLL); hws[IMX8MM_VPU_PLL] = imx_anatop_get_clk_hw(anp, IMX8MM_ANATOP_VPU_PLL); hws[IMX8MM_ARM_PLL] = imx_anatop_get_clk_hw(anp, IMX8MM_ANATOP_ARM_PLL);