From patchwork Wed May 21 09:47:31 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 4057 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 256773F378 for ; Wed, 21 May 2025 11:47:43 +0200 (CEST) Received: by mail-ed1-f71.google.com with SMTP id 4fb4d7f45d1cf-601a3e44997sf3570391a12.0 for ; Wed, 21 May 2025 02:47:43 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1747820863; cv=pass; d=google.com; s=arc-20240605; b=XqSBXwFwQkrpT0Qky3VGrA3aQACsoL3WrYenoIy6Z/Nh6NHbJAonv1TrkpTS7RdPgZ OnEiKJetUXGW9gbiaSZFAWPzjTqGUrIFa+3f7QjJaG6mgr+UrDu/X+4S/t6sqUxpDwRm IWHuqYYlxPtszF4fdmqUCiGtvrxFKCWuYVT/YGOmWb3hZN8E0ft+7U/8KUhw51aRpNT4 4Yq3itWcRyZjJknFE3q/WVwnbaFLzkXCNGoIUWIwshbWScelm7UgWPBXeS+bBpnPeJF7 LLHKb+xMrSwxi9Je+f6MeGWEiyPk3ib/75XPsvOLf6wbnKD9sKS+JEa0PpsS5sqq0shO rHWQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=1KIwEAwPqe98IJCx0Hr02rZcQKBYBDeR67L3BrMbYr4=; fh=NLSZ/TewpSm2Itz5wrnerZ9tsDuItEqxgV9ltMdm+OU=; b=gyMZT9EaejcneXX4TvE7VUjpPB4myfYsy2mV3uZ32/dnM8N16cJvLLVlzHCOuwiNhD iyXqxX59mmiILoVEwlIUnth7og5yC+B6cpfEmGhRv2xfTFRHIHFyreIOTI1xamvo0d3D iREo+HtmhaiNE4C4znHT9z3ndIYdd0tfIqwfZ2HRmc/wzy8E8T28GqdnKpEZRCovgFhY x4EFW+DWZ9BdczMVRhQqcWKBS3V5/3L1LSfQTgR//BrvmLzWGFim/pIbpkNYufypJNqz N/1JeimWIO7GAhL+AKPVsNvGPWHl+RfQPJGxy7x2k1sGd25aqgSkdmlJfWIJN74z1Krd p3Mw==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=P0V3R+eb; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1747820863; x=1748425663; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=1KIwEAwPqe98IJCx0Hr02rZcQKBYBDeR67L3BrMbYr4=; b=Rfu9MtSl7tiRRXODByUWZpCC2LMd/IPPWJXCbOYOKc/SyYmkFk2AQXgtf3XWV7dOVM Nrn2jdOLlU68S53CUqwicflVAFIEFseeybK0q86kAW/tDPXJ2OxCgJcR08IRPdZOc20O JWtmF0b1HUrR2gr7D4QrEBcTZsidF0wbpX25A= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1747820863; x=1748425663; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=1KIwEAwPqe98IJCx0Hr02rZcQKBYBDeR67L3BrMbYr4=; b=jADRX98QZ/9M8B9r4U4h6hK4Lot//RBrciIKTePOYJh+7WudpClcFXwIqgulFc1aqc B06NB0+iMblEHrtFUr+w7kV33f3BRwfmQdQYnwjt7OqfwJen5ms9Re85P272EJpuO75a L1TA7EWDfUQpgB0/RgOPjMyU7kmINd3N9atz5byzUBmvHJ6wrV5XYzOQTz6TOCcoNW3Z Y/m0Pci9oXJkS2/hrnhv62MZXaRZZh/DYj0NtvADhsQQV/bSKlK5bchFY9yTIYRWivUV PvmYtCGSZ+mNfjZyej1cTdOgu08kKP3/zgQbo0Vhfjcfc+014nRSO11K7iVEirKekPZd W+Gw== X-Forwarded-Encrypted: i=2; AJvYcCXVCWbxLVfftYFLPu4U/2t/9bqcTkiHp3mjLUD9RfxNY1TVyL7N4jNejbruGB4H5ve5/rdR+ex2bLjtcUJq@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Ywp0KwNQw0koTX0oTERJdvvFofwJVGbJRkA3fDvNwx79d9XgwE2 Tg5bnzkAYEJRKeTfWtztdZ5qZR0onJBnCU/WEqh/obC+W4Q/9DIsb2ANfokkF4ymit6+Uw== X-Google-Smtp-Source: AGHT+IFp2WDDkiIE58Iggpdz7lGy6T2hf8D8wDfCrMf4olQ5rj4bsdmQsli3VwYj6GnQAftbQyTYSg== X-Received: by 2002:a05:6402:4308:b0:601:e0cf:9ed with SMTP id 4fb4d7f45d1cf-601e0cf0c8emr10369430a12.22.1747820862704; Wed, 21 May 2025 02:47:42 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com; h=AVT/gBE85Q0rSobjmXHBVd9K3//ZaRtlwS1yROSxXwEI9XbU/g== Received: by 2002:a05:6402:2354:b0:601:956f:a0dc with SMTP id 4fb4d7f45d1cf-6022d1ec9ecls644324a12.0.-pod-prod-02-eu; Wed, 21 May 2025 02:47:41 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCWgS/UH+yfIC4G/jouqIy4ZnY0HEa9hu8lODLLzPQ0pyr7G07+D6psz6ZfU3hYhGhgu1+WS/eXDL+bBKxKJ@amarulasolutions.com X-Received: by 2002:a17:907:1b20:b0:ace:c505:3349 with SMTP id a640c23a62f3a-ad52d42c0f0mr1967069666b.12.1747820860641; Wed, 21 May 2025 02:47:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1747820860; cv=none; d=google.com; s=arc-20240605; b=OrvBEQY0CnCuUNnxoK+5PKaNrvIOrIuqp8NGF3kHVwIZp+Gu78Ew3EBGe3mPXC7jFd WegRJ4aLBvZLEjZDRKp81y5d/YXUo4yQIfq0lbVqtNtJaPV2lTA0KAG9tj1tZFqHR9FJ jjlGmT3oR/AJL+Ys1kyLZR/q9+EPVZXJsDyFziR1guh36ZUcnbt97CIX9Fom4RlhRAVo jfcCGcbktHPu9O0zcVN6M91AEXS8lC8QfW+lltuyC/9KVbSd/UBaLxil+I7+vfxq2Nz8 0Vkx9mmLBpD5BqCExojGhmyON0RIlupZPHcl9ZvQZdP/rnuzukkqQ+VivuOHH3p70hxq I13w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=WL1ajC+MEmVAyZkDKpX1jUi4ijIdGE+PBJjaGV0UHBo=; fh=zSf5iSTNlnYKNZOdJwLOMOE51Y3DIR5jU3hyvJ0WPEg=; b=jtHJYhP5ata9mEZYY58gj9BERrd3EUN24RAe6919m+pujtYsGiyhLS2wOdbRM7xRsv XnO7hcS1p8UuO7FDeSg6Nd46/9AJzI7rZk/TcV8ioC4gOO+Pu8FOPrHoVJ/dBtNsSysZ XfQA2fYMvr2VtRFGvjhbjcPItwJlneC27n1dF+nFaCLligKq54gxqeD0mgcYMnCkojxi J4XGAZsmex3ZwhZY0BcxA3EmQtXUxVENItEl96FWAPyBq2m5xsbBqIV7ToWFfI+pg4Qo Ef+whVhX4kBP/5KvQV/+yZ6czS7laPKdfDZVIFduC7wob75CL40gUKRAj+NyDsXC1Scm wpKA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=P0V3R+eb; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-ad52d060786sor589481066b.2.2025.05.21.02.47.40 for (Google Transport Security); Wed, 21 May 2025 02:47:40 -0700 (PDT) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCVxDR6btsGB2SRb5SEssuRNLVKOz0ETnUsA2YyDKB4Re6SuQHzxxD5JBebvVsNtIpcvDgxJ1QjYZG0dpJeR@amarulasolutions.com X-Gm-Gg: ASbGnctO50V7fyXblQ5K8vQDBLZESaAsyg5isDXh1xZ9uewegk4I8udSMGpIQkrOIsW 0ML9b14/OJB+zlOLpbsbpwJGrNAymEx61O4v16MS1tRRrKAOvujWwddZ+tPN2KvlHv2vuDVeHak 8y4y8+Xd9iewBOeV3Eu0eXR44g1WzJueT/KSynF9Fz0PTeUAYq/F8mFIF+iQcrPgSiSxbNu4pcG 50ee9gG1MPnDodhwfZDAR6gByNPKmZuAfTtbkBikRoRL1y9OGMmgIjZLTUeRZN1ztPoq4t4G3bh cR0FhHOHWsEwQfiBsi30JXuBZJouia6Vtp3Hw3xfKExGjO1mbNXGZE/eAG/2bppkRoNAnMt+VS3 eQHMJVpYtJbqn X-Received: by 2002:a17:907:1c0a:b0:ad2:2146:3b7d with SMTP id a640c23a62f3a-ad52d583b9cmr1702582166b.46.1747820860137; Wed, 21 May 2025 02:47:40 -0700 (PDT) Received: from localhost.localdomain ([2001:b07:6474:ebbf:cfc5:5070:d6f4:1d86]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ad52d06b497sm863951166b.42.2025.05.21.02.47.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 21 May 2025 02:47:39 -0700 (PDT) From: Dario Binacchi To: u-boot@lists.denx.de Cc: michael@amarulasolutions.com, Simon Holesch , linux-amarula@amarulasolutions.com, Michael Bode , Dario Binacchi , Simon Glass , Tom Rini , Wolfgang Birkner Subject: [PATCH v3 3/4] board: bsh: imx6ulz_smm_m2: Add support for 512 MiB DRAM Date: Wed, 21 May 2025 11:47:31 +0200 Message-ID: <20250521094735.1037146-3-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250521094735.1037146-1-dario.binacchi@amarulasolutions.com> References: <20250521094735.1037146-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=P0V3R+eb; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , From: Michael Bode Calibration values were calculated using the NXP tool I.MX6ULL_DDR3_Script_Aid_V0.01.xlsx Signed-off-by: Michael Bode Signed-off-by: Michael Trimarchi Signed-off-by: Dario Binacchi --- (no changes since v2) Changes in v2: - Use standard C comment style board/bsh/imx6ulz_smm_m2/Makefile | 3 +- board/bsh/imx6ulz_smm_m2/ddr3l_timing_512m.c | 168 +++++++++++++++++++ board/bsh/imx6ulz_smm_m2/spl.c | 9 +- board/bsh/imx6ulz_smm_m2/spl_mtypes.h | 1 + 4 files changed, 176 insertions(+), 5 deletions(-) create mode 100644 board/bsh/imx6ulz_smm_m2/ddr3l_timing_512m.c diff --git a/board/bsh/imx6ulz_smm_m2/Makefile b/board/bsh/imx6ulz_smm_m2/Makefile index d448f4fc5215..4f4d67f659d0 100644 --- a/board/bsh/imx6ulz_smm_m2/Makefile +++ b/board/bsh/imx6ulz_smm_m2/Makefile @@ -2,5 +2,4 @@ # (C) Copyright 2021 Amarula Solutions B.V. obj-y := imx6ulz_smm_m2.o -obj-$(CONFIG_XPL_BUILD) += spl.o ddr3l_timing_256m.o ddr3l_timing_128m.o - +obj-$(CONFIG_XPL_BUILD) += spl.o ddr3l_timing_512m.o ddr3l_timing_256m.o ddr3l_timing_128m.o diff --git a/board/bsh/imx6ulz_smm_m2/ddr3l_timing_512m.c b/board/bsh/imx6ulz_smm_m2/ddr3l_timing_512m.c new file mode 100644 index 000000000000..f5989382f5aa --- /dev/null +++ b/board/bsh/imx6ulz_smm_m2/ddr3l_timing_512m.c @@ -0,0 +1,168 @@ +// SPDX-License-Identifier: GPL-2.0+ + +#include "spl_mtypes.h" + +static const struct dram_cfg_param ddr_ddrc_cfg_512mb[] = { + /* + * ============================================================================= + * IOMUX + * ============================================================================= + */ + + /* DDR IO Type: */ + {0x020e04b4, 0x000C0000}, /* IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE */ + {0x020e04ac, 0x00000000}, /* IOMUXC_SW_PAD_CTL_GRP_DDRPKE */ + + /* Clock: */ + {0x020e027c, 0x00000028}, /* IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0 */ + + /* Address: */ + {0x020e0250, 0x00000028}, /* IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS */ + {0x020e024c, 0x00000028}, /* IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS */ + {0x020e0490, 0x00000028}, /* IOMUXC_SW_PAD_CTL_GRP_ADDDS */ + + /* Control: */ + {0x020e0288, 0x000C0028}, /* IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET */ + {0x020e0270, 0x00000000}, /* + * IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2 - DSE can be configured using + * Group Control Register: IOMUXC_SW_PAD_CTL_GRP_CTLDS + */ + {0x020e0260, 0x00000028}, /* IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0 */ + {0x020e0264, 0x00000028}, /* IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1 */ + {0x020e04a0, 0x00000028}, /* IOMUXC_SW_PAD_CTL_GRP_CTLDS */ + + /* Data Strobes: */ + {0x020e0494, 0x00020000}, /* IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL */ + {0x020e0280, 0x00000028}, /* IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0 */ + {0x020e0284, 0x00000028}, /* IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1 */ + + /* Data: */ + {0x020e04b0, 0x00020000}, /* IOMUXC_SW_PAD_CTL_GRP_DDRMODE */ + {0x020e0498, 0x00000028}, /* IOMUXC_SW_PAD_CTL_GRP_B0DS */ + {0x020e04a4, 0x00000028}, /* IOMUXC_SW_PAD_CTL_GRP_B1DS */ + + {0x020e0244, 0x00000028}, /* IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0 */ + {0x020e0248, 0x00000028}, /* IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1 */ + + /* + * ============================================================================= + * DDR Controller Registers + * ============================================================================= + * Manufacturer:ISSI + * Device Part Number:IS43TR16640BL-125JBLI + * Clock Freq.: 400MHz + * Density per CS in Gb: 2 + * Chip Selects used:1 + * Number of Banks:8 + * Row address: 14 + * Column address: 10 + * Data bus width16 + * ============================================================================= + */ + {0x021b001c, 0x00008000}, /* + * MMDC0_MDSCR, set the Configuration request bit during + * MMDC set up + */ + + /* + * ============================================================================= + * Calibration setup. + * ============================================================================= + */ + {0x021b0800, 0xA1390003}, /* + * DDR_PHY_P0_MPZQHWCTRL, enable both one-time & periodic + * HW ZQ calibration + */ + + /* + * For target board may need to run write leveling calibration to fine tune these settings + */ + {0x021b080c, 0x00000000}, + + /* Read DQS Gating calibration */ + {0x021b083c, 0x01440140}, /* MPDGCTRL0 PHY0 */ + + /* Read calibration */ + {0x021b0848, 0x40403A3E}, /* MPRDDLCTL PHY0 */ + + /* Write calibration */ + {0x021b0850, 0x4040322A}, /* MPWRDLCTL PHY0 */ + + /* + * Read data bit delay: 3 is the reccommended default value, although out of reset value + * is 0 + */ + {0x021b081c, 0x33333333}, /* MMDC_MPRDDQBY0DL */ + {0x021b0820, 0x33333333}, /* MMDC_MPRDDQBY1DL */ + + /* Write data bit delay: */ + {0x021b082c, 0xF3333333}, /* MMDC_MPWRDQBY0DL */ + {0x021b0830, 0xF3333333}, /* MMDC_MPWRDQBY1DL */ + + /* DQS&CLK Duty Cycle */ + {0x021b08c0, 0x00944009}, /* [MMDC_MPDCCR] MMDC Duty Cycle Control Register */ + + /* Complete calibration by forced measurement: */ + {0x021b08b8, 0x00000800}, /* DDR_PHY_P0_MPMUR0, frc_msr */ + + /* + * ============================================================================= + * Calibration setup end + * ============================================================================= + */ + + /* MMDC init: */ + {0x021b0004, 0x0002002D}, /* MMDC0_MDPDC */ + {0x021b0008, 0x1B333030}, /* MMDC0_MDOTC */ + {0x021b000c, 0x3F435333}, /* MMDC0_MDCFG0 */ + {0x021b0010, 0xB68E0B63}, /* MMDC0_MDCFG1 */ + {0x021b0014, 0x01FF00DB}, /* MMDC0_MDCFG2 */ + + /* + * MDMISC: RALAT kept to the high level of 5. + * MDMISC: consider reducing RALAT if your 528MHz board design allow that. + * Lower RALAT benefits: + * a. better operation at low frequency, for LPDDR2 freq < 100MHz, change RALAT to 3 + * b. Small performence improvment + */ + {0x021b0018, 0x00211740}, /* MMDC0_MDMISC */ + {0x021b001c, 0x00008000}, /* + * MMDC0_MDSCR set the Configuration request bit during + * MMDC set up + */ + {0x021b002c, 0x000026D2}, /* MMDC0_MDRWD */ + {0x021b0030, 0x00431023}, /* MMDC0_MDOR */ + {0x021b0040, 0x0000004F}, /* Chan0 CS0_END */ + {0x021b0000, 0x84180000}, /* MMDC0_MDCTL */ + + {0x021b0890, 0x00400000}, /* MPPDCMPR2 */ + + /* Mode register writes */ + {0x021b001c, 0x02808032}, /* MMDC0_MDSCR, MR2 write, CS0 */ + {0x021b001c, 0x00008033}, /* MMDC0_MDSCR, MR3 write, CS0 */ + {0x021b001c, 0x00048031}, /* MMDC0_MDSCR, MR1 write, CS0 */ + {0x021b001c, 0x15208030}, /* MMDC0_MDSCR, MR0write, CS0 */ + {0x021b001c, 0x04008040}, /* MMDC0_MDSCR, ZQ calibration command sent to device on CS0 */ + + {0x021b0020, 0x00007800}, /* MMDC0_MDREF */ + + {0x021b0818, 0x00000227}, /* DDR_PHY_P0_MPODTCTRL */ + + {0x021b0004, 0x0002552D}, /* MMDC0_MDPDC now SDCTL power down enabled */ + + {0x021b0404, 0x00011006}, /* + * MMDC0_MAPSR ADOPT power down enabled, MMDC will enter + * automatically to self-refresh while the number of idle + * cycle reached + */ + + {0x021b001c, 0x00000000}, /* + * MMDC0_MDSCR, clear this register (especially the configuration + * bit as initialization is complete) + */ +}; + +struct dram_timing_info bsh_dram_timing_512mb = { + .ddrc_cfg = ddr_ddrc_cfg_512mb, + .ddrc_cfg_num = ARRAY_SIZE(ddr_ddrc_cfg_512mb), +}; diff --git a/board/bsh/imx6ulz_smm_m2/spl.c b/board/bsh/imx6ulz_smm_m2/spl.c index 85fd9e133eb3..e8255b6d2a62 100644 --- a/board/bsh/imx6ulz_smm_m2/spl.c +++ b/board/bsh/imx6ulz_smm_m2/spl.c @@ -54,16 +54,19 @@ static void ddr_cfg_write(const struct dram_timing_info *dram_timing_info) static void spl_dram_init(void) { /* Configure memory to maximum supported size for detection */ - ddr_cfg_write(&bsh_dram_timing_256mb); + ddr_cfg_write(&bsh_dram_timing_512mb); /* Detect memory physically present */ - gd->ram_size = get_ram_size((void *)CFG_SYS_SDRAM_BASE, SZ_256M); + gd->ram_size = get_ram_size((void *)CFG_SYS_SDRAM_BASE, SZ_512M); /* Reconfigure memory for actual detected size */ switch (gd->ram_size) { - case SZ_256M: + case SZ_512M: /* Already configured, nothing to do */ break; + case SZ_256M: + ddr_cfg_write(&bsh_dram_timing_256mb); + break; case SZ_128M: default: ddr_cfg_write(&bsh_dram_timing_128mb); diff --git a/board/bsh/imx6ulz_smm_m2/spl_mtypes.h b/board/bsh/imx6ulz_smm_m2/spl_mtypes.h index 2b517c316e0f..8da59881c833 100644 --- a/board/bsh/imx6ulz_smm_m2/spl_mtypes.h +++ b/board/bsh/imx6ulz_smm_m2/spl_mtypes.h @@ -22,5 +22,6 @@ struct dram_timing_info { extern struct dram_timing_info bsh_dram_timing_128mb; extern struct dram_timing_info bsh_dram_timing_256mb; +extern struct dram_timing_info bsh_dram_timing_512mb; #endif /* SPL_MTYPES_H */