From patchwork Tue Jun 11 14:51:11 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 519 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pf1-f198.google.com (mail-pf1-f198.google.com [209.85.210.198]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id D1EEA3F08A for ; Tue, 11 Jun 2019 16:56:22 +0200 (CEST) Received: by mail-pf1-f198.google.com with SMTP id x18sf9771902pfj.4 for ; Tue, 11 Jun 2019 07:56:22 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1560264981; cv=pass; d=google.com; s=arc-20160816; b=ESk+JJNS2hqFsZnEuPpbwF0PMJNCZq9/HJqWodKk2Z9rCfRSnp8i6Vhx8vEf/HyYWC nzZkSg0DXdrvL3v1hv5LeQRA9ArepOxLBS1pOnJ2/9UWpyoF3ZKV1v07MinVd0WA7wnd ynJAZLfyXev6HeYOTypBSbOV9bXWJ4NaHoJeZA/m2YkWpo7x2J0Vdmy0kEFGMmgB0jEg dM4x0mKz2E02idNhJUNjpQPB87SiBmQbCzkBDImP83SnrVkikMSKduUBsqZkK/WUC/4t v8Hd2pxLpVa363dAI3eVBkVDX0RZWw2qRqAKaZMiIkVBLkImdUfzER+krFi6KIsQaZmI 1YLg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=MVPVWkFHBl4WurvoSyKMaAJtjy5+2hV2U9JrjK25cCQ=; b=w9BIF11w911r3hiAyCZIjqt4Jtx/DR1+yk4PHlzxAueax0GbLsuaL9nckyz+iDtLpj YXpHcK4mo+F8Yd3YNS+MFDBKftTC83fyMQvbIBn2gdaOPjRW8Dvuu9Gvy6O+Dpg/SPfl jthLhWi2hf2/IL4rEHJUDOK7MzQZC2JExb+GMiVuW5YM/QqLzgjPXIB3ctc1AdxnXrzA vgGtoQ4fLi4TyhyTqVfipHlyRr2snXLEEpPcSskjJe4a+b7+6FMuSHLo9UVJGeCcUuic RT9x/yDopDDdvYCjtYxgsiLyMLuzWqHAG4geJm/SeqxdiThxhrNa5L0hdvLDwlqMMO/9 SB+w== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=mKVBpxMz; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=MVPVWkFHBl4WurvoSyKMaAJtjy5+2hV2U9JrjK25cCQ=; b=mpEP+aJMcgW1OSP6EayKlWBS+5PnCGkAEQ+hmAcaRF5JwpsVo6UDgZSkm+a1MEPbp1 sMWAAMSI7VHhnRufjwTuuMrSkvjhrUsBmQH3ej6DYMIXp2quWyK62BgnUTuszYCZBzon TEHB579+GmDO4givhOKd93RcV8k/MEpCsmCiQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=MVPVWkFHBl4WurvoSyKMaAJtjy5+2hV2U9JrjK25cCQ=; b=UWaEpHc85efXLrdBNFqMKjEzqHRTgdrjIyxvrM2SvxXpdwl9ifgKyqrMusCEe9Vlok uV7n4BOqZHrdP19BdzU9yjdJokUA/Y12GT9kWtzJpOtJmtM/tWB7Bl1d/+tWD7AAgEnv TindZUiuf2qIbAz7Q1qYMMp5PshgdS5cL6/xoIlkxuPEjr6D/FysjnBtFT9iImw8Ika/ a4YqILXgSZUES8Lj0AhZHDc3/G/LidhpSOe9m36+N08T/YV0TkZ7Zab3yemlGzEHUDoW BF82Ra/jV6fU9F+Yjenjv1XpxunIN50pg4d9znf1mWLA+QLsLuNo2/uTQImPPf062MpZ FBUA== X-Gm-Message-State: APjAAAXGYxGhqiWMH1SKIC1uz9P+71awbgna//GPA427SQQPKjD8lv0I 5VeSe3aNiJase1z8kcMGS86UQnon X-Google-Smtp-Source: APXvYqw+D0KpaWG2XE1zfvEpLLXPLvgxuYRuacfpAGidM16ZPNPCKMT8eEgHPl2QJILkIyAFaMw42g== X-Received: by 2002:a63:c203:: with SMTP id b3mr20081597pgd.398.1560264981626; Tue, 11 Jun 2019 07:56:21 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:902:8c8d:: with SMTP id t13ls4896899plo.13.gmail; Tue, 11 Jun 2019 07:56:21 -0700 (PDT) X-Received: by 2002:a17:902:8ec3:: with SMTP id x3mr73968166plo.340.1560264981293; Tue, 11 Jun 2019 07:56:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1560264981; cv=none; d=google.com; s=arc-20160816; b=KbG+zPX+VTr1Omog4OHKDr5LLRxhRLeaKzFLMlMuYXYmZSmDkDwdENQdjT0dqSNw2C 4HWZKriG8IMcD8e42vhJho5CJcBfLRugIteuhnm1WxME+jV4D45KglC5m9rOX0lBzF6k G1E7jBxBVEiyNMj7ng8hwXdG5oTBfj+6iz5fA1K170HTAhGQ1OxxHDrjZqRiXjEODOG1 oi/5HAmuO2jxU/htRcjSCC+VCci7/d9KgLYFGNIvXMcUvoN1dE2dXLZdPMtWExYCNNQ5 NaqnbyZYWb6/7BzJ6EhS1Br9ruOxI+sFtLl7esTUtQ1R3W8EXC9YbUTTaKkPNjNdBgxb ENYw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=GsHylnIB++iBMUiXDFzXoSlZ07F6iOqo9v8tqN3hKF8=; b=r/phOYCuyrFMDfKuHoUX7KPncgjXU4i2qmtfhb4Tk9EpmxvdTUA+SOdpl9YV5/Y0YN Pu47TABiveBxhNwZsrU6uoKG2KA0yDPX0At1+dfxsbT4QXkUNfLxWpdY3XSVfQpsbVoB +hQzzWo93X3uq0kUTjxtztIycTzwAPu3819K1AtytMy4r01ERLhWq991ZUbS9n9F0S1C zlp0MH0d3EAz+phyFbo54/sP5/9SqrDc7i4uOf1iNi3TR1O8SMsPjRcwS7NCyR8cN/Cg LZK5agP9aGkYJg03ZPPuVY32hJHjdKGmWYp5k7x9aOpvzpuY5VUL++YR5Rw1iE2nLyT7 GxmQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=mKVBpxMz; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f65.google.com (mail-sor-f65.google.com. [209.85.220.65]) by mx.google.com with SMTPS id r3sor7009229pgj.74.2019.06.11.07.56.21 for (Google Transport Security); Tue, 11 Jun 2019 07:56:21 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) client-ip=209.85.220.65; X-Received: by 2002:a63:6c87:: with SMTP id h129mr21163121pgc.427.1560264980824; Tue, 11 Jun 2019 07:56:20 -0700 (PDT) Received: from localhost.localdomain ([115.97.180.18]) by smtp.gmail.com with ESMTPSA id e9sm16206208pfn.154.2019.06.11.07.56.17 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 11 Jun 2019 07:56:20 -0700 (PDT) From: Jagan Teki To: Simon Glass , Philipp Tomsich , Kever Yang , YouMin Chen , u-boot@lists.denx.de Cc: gajjar04akash@gmail.com, linux-rockchip@lists.infradead.org, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH 68/92] ram: rk3399: Configure tsel write ca for lpddr4 Date: Tue, 11 Jun 2019 20:21:11 +0530 Message-Id: <20190611145135.21399-69-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.18.0.321.gffc6fa0e3 In-Reply-To: <20190611145135.21399-1-jagan@amarulasolutions.com> References: <20190611145135.21399-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=mKVBpxMz; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , tsel write ca_p and ca_n values need to write on PHY 544, 672 and 800 to configure ds odt. Configure the same PHY register for lpddr4 would require a mask value of (300 << 8). Add support for it. Signed-off-by: Jagan Teki Signed-off-by: YouMin Chen --- drivers/ram/rockchip/sdram_rk3399.c | 15 ++++++++++++--- 1 file changed, 12 insertions(+), 3 deletions(-) diff --git a/drivers/ram/rockchip/sdram_rk3399.c b/drivers/ram/rockchip/sdram_rk3399.c index ecc215b9c7..a251fc6045 100644 --- a/drivers/ram/rockchip/sdram_rk3399.c +++ b/drivers/ram/rockchip/sdram_rk3399.c @@ -503,9 +503,18 @@ static void set_ds_odt(const struct chan_info *chan, /* phy_adr_tsel_select_ 8bits DENALI_PHY_544/672/800 offset_0 */ reg_value = tsel_wr_select_ca_n | (tsel_wr_select_ca_p << 0x4); - clrsetbits_le32(&denali_phy[544], 0xff, reg_value); - clrsetbits_le32(&denali_phy[672], 0xff, reg_value); - clrsetbits_le32(&denali_phy[800], 0xff, reg_value); + if (sdram_params->base.dramtype == LPDDR4) { + /* LPDDR4 these register read always return 0, so + * can not use clrsetbits_le32(), need to write32 + */ + writel((0x300 << 8) | reg_value, &denali_phy[544]); + writel((0x300 << 8) | reg_value, &denali_phy[672]); + writel((0x300 << 8) | reg_value, &denali_phy[800]); + } else { + clrsetbits_le32(&denali_phy[544], 0xff, reg_value); + clrsetbits_le32(&denali_phy[672], 0xff, reg_value); + clrsetbits_le32(&denali_phy[800], 0xff, reg_value); + } /* phy_pad_addr_drive 8bits DENALI_PHY_928 offset_0 */ clrsetbits_le32(&denali_phy[928], 0xff, reg_value);