From patchwork Tue Jun 11 14:51:15 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 523 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 01A9E3F08A for ; Tue, 11 Jun 2019 16:56:39 +0200 (CEST) Received: by mail-pl1-f198.google.com with SMTP id a5sf7920567pla.3 for ; Tue, 11 Jun 2019 07:56:38 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1560264997; cv=pass; d=google.com; s=arc-20160816; b=rJNiCbWLxxvUIEB7dtyBpI8eAT+qdTL/1e5bJkbhM0Shv1wwPks4WFW/ZzT/qHJpAg NuXUjbQrMcpNpTCV6ydBEIla9HLLoAC9t5oOYR4Kr2gQ22+BLTEHIJczRbtt2O+SesFI A+ADrF3aoT86TSETBBqDz5fxxdst3orI01Yq42xTEyEhsSyGLZAWzHIODW2mBZg+MGfi Ar2Z0wH3/NEur//1d7vqKCCadGlJvVc5ZFHoiTZny6XF5MJD/kzsWyDn+7dgRap/95dJ aTYQSYYcNS0/FpLuPxb+lmqEngNyAD6NlemmjmD/hmkFC11YuExi1loKBdCxSynZ2duB Zxxg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=jjaR4GAPfcAR2iBlynmjW20/v56BElAU9YU4u5ue1LU=; b=B0yXWlcHE+CmkZqgGPa+ee4ifANDeNJN496CHMKT5bcHi7JurJU42muL9SCvy8q75v kbiWndDtMAHHuOYvcDGfAUH9WgBGIC3F75ZUd+jjykR8Fl4hilyduYD0fGwk342BzctR wJO9h0kWwdR07XaWv98Oyax+JoOciTLeWyzNUbv2C+Ex4TBjS1gNcZDngt9VJ2evPGyM AUSSv4MHmK0eslQWlBebgaxcbhAWUu24v8qDupwKojoYxMBHDf+A1EbKs9m4aQXVaalN 32D7eyn55jIqeUSYBmC6W8UjIs85llX1+AH5lDNm/DkLXU2x2qPwNybwIc7mnrhp1miH CHyQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=kptZu+l4; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=jjaR4GAPfcAR2iBlynmjW20/v56BElAU9YU4u5ue1LU=; b=C747TDWwZCPXpl2uQ2IkWSY+dwtHgYnVHMJTFXFJNdjxG5+laNejGfFGGI74tBbtiB ei6CO0Wpah52WALh76xISz/etK6xMl+XfEmaVNH7bYB0jUkKkXv9HtiqllzfWaOF8AxI QEeI1SETHbaIRWjzXDAs/PpKXzRf+HFUy3v00= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=jjaR4GAPfcAR2iBlynmjW20/v56BElAU9YU4u5ue1LU=; b=SjD210r0FliFcx6iDC2QLXFmJ2lEp/fv8+gKuE6/uYepjX7K7sVMg655yOxIgMZtCI It9xHR98l9HDJVZrQg7ZM15IYEFmeZaa1R69CHITslxVIdvPS2VhsSddf6ZLgOpl9zQz S6AN8oQdGPFMCii4jUeV7LL69nx4L0Dc7243rp5UDDqQVx60sccC72nnZKrx21t/mx0l GqwcTM94ylwhD8js13xrQu8nVlOMK+Pjk4rgp9ws53Ey21mAfl7PfCJ1zMokQ6fqfgMI 40QjSh+691Ld4rXrBas432/LKtBDMu701FBIiUiNYzGNFZypAgC88ui6G1s7JMZtxplm 1ssw== X-Gm-Message-State: APjAAAVsGChqbgfS0XtvS0cq+iUZpJ/snubeCpX0LKiFdLlcQRm7PWqj XxXcDV7wbGfo/iq9wMxz9fTLVXcp X-Google-Smtp-Source: APXvYqwpb6RZTVmryNJcvOS/6ecaJ0D+QgSXpMH1uzY+D6a0qQxoM+VD4pEYqi/7WN2GaXwSIPnWLw== X-Received: by 2002:a17:90a:7f93:: with SMTP id m19mr28093033pjl.73.1560264997763; Tue, 11 Jun 2019 07:56:37 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a65:42cd:: with SMTP id l13ls116706pgp.0.gmail; Tue, 11 Jun 2019 07:56:37 -0700 (PDT) X-Received: by 2002:a65:60d9:: with SMTP id r25mr20608320pgv.228.1560264997120; Tue, 11 Jun 2019 07:56:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1560264997; cv=none; d=google.com; s=arc-20160816; b=YLA35ZqImR2OT7rNTtdxZusEM+dgrYa7yJ8aIT736MZc7X52NNmavNPrwEIwSthPfs hI/vW14Ak4FGDo7iGAEDT2a7uj/YZgT4VGzv1vcukDHLq1rYZvkUeYe+wUdb/xqb6PKi 9gsr+ecSfKI6QDI0eQv5ojihSsp2SaK7upaxWSKmuC8TdA1JU+Su6bUY/CHFyUOUroZO BtkjMl8HjDt1vs9c8hoKs2qgCXs1vqN5tJOTUmgmqjA/CRzfikTBr183221HcJE6vriR KjdJh1LGwGF2aIho/PzEWgdcg5OfA6DMwlXNBKFAlKnf6DN/B6dcmjzKZ2HcGj/LCJ1T uP8A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=/MXONAs6Fu3wWL6xP4hCLg6XcM1l7Qu3kL3gQwYjmtg=; b=Q8Y3I65KoMNWEZLbYPlXktqt1VBgnlKymlgurHZbahKZXyt2nUlAwoHgHr76/R6JUZ k3He7xl+n9gDAX1vr2DfxZqzNv2+6gmegoPidi/DRTk68eIdiZ+rVG7NTjgqLsGPGurw 3XZlCyX7UpKFIrhQyr7nrRULRPaUM0RddRJBVmgKxujLZV+Znakt2UJbAa7+MIxxNiB6 IOiXxp7W3UJ+swMZlNj6JU+pNMLLLXG7WlANvaKzFoaA3XgmpWNatlp1vY1Sv2egefrU 1dzJ/voT2vBfmuvw/eONfjdKM78cEMOPU7dF0tyWH06CPPqDWWFygyxG19TDIr+dooBh QqlA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=kptZu+l4; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f65.google.com (mail-sor-f65.google.com. [209.85.220.65]) by mx.google.com with SMTPS id a16sor7730644pff.11.2019.06.11.07.56.37 for (Google Transport Security); Tue, 11 Jun 2019 07:56:37 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) client-ip=209.85.220.65; X-Received: by 2002:a62:e0c2:: with SMTP id d63mr23902909pfm.60.1560264996789; Tue, 11 Jun 2019 07:56:36 -0700 (PDT) Received: from localhost.localdomain ([115.97.180.18]) by smtp.gmail.com with ESMTPSA id e9sm16206208pfn.154.2019.06.11.07.56.32 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 11 Jun 2019 07:56:36 -0700 (PDT) From: Jagan Teki To: Simon Glass , Philipp Tomsich , Kever Yang , YouMin Chen , u-boot@lists.denx.de Cc: gajjar04akash@gmail.com, linux-rockchip@lists.infradead.org, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH 72/92] ram: rk3399: Add tsel control clock drive Date: Tue, 11 Jun 2019 20:21:15 +0530 Message-Id: <20190611145135.21399-73-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.18.0.321.gffc6fa0e3 In-Reply-To: <20190611145135.21399-1-jagan@amarulasolutions.com> References: <20190611145135.21399-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=kptZu+l4; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , tsel contrl clock drives are required to configure PHY 929, 939 controls drive settings. Add support for these control clock for all dramtype sdrams. Thse control clock drives are configure via tsel_ckcs_select_p and tsel_ckcs_select_n variables. tsel_ckcs_select_n is PHY_DRV_ODT_34_3 value where as tsel_ckcs_select_p is retrived from IO settings for lpddr4 and rest uses PHY_DRV_ODT_34_3. Signed-off-by: Jagan Teki Signed-off-by: YouMin Chen --- drivers/ram/rockchip/sdram_rk3399.c | 16 ++++++++++++++-- 1 file changed, 14 insertions(+), 2 deletions(-) diff --git a/drivers/ram/rockchip/sdram_rk3399.c b/drivers/ram/rockchip/sdram_rk3399.c index 6385df5600..8eaa304e95 100644 --- a/drivers/ram/rockchip/sdram_rk3399.c +++ b/drivers/ram/rockchip/sdram_rk3399.c @@ -561,6 +561,7 @@ static void set_ds_odt(const struct chan_info *chan, u32 tsel_idle_select_n, tsel_rd_select_n; u32 tsel_wr_select_dq_p, tsel_wr_select_ca_p; u32 tsel_wr_select_dq_n, tsel_wr_select_ca_n; + u32 tsel_ckcs_select_p, tsel_ckcs_select_n; struct io_setting *io = NULL; u32 reg_value; @@ -578,6 +579,9 @@ static void set_ds_odt(const struct chan_info *chan, tsel_wr_select_ca_p = io->wr_ca_drv; tsel_wr_select_ca_n = PHY_DRV_ODT_40; + + tsel_ckcs_select_p = io->wr_ckcs_drv; + tsel_ckcs_select_n = PHY_DRV_ODT_34_3; } else if (sdram_params->base.dramtype == LPDDR3) { tsel_rd_select_p = PHY_DRV_ODT_240; tsel_rd_select_n = PHY_DRV_ODT_HI_Z; @@ -590,6 +594,9 @@ static void set_ds_odt(const struct chan_info *chan, tsel_wr_select_ca_p = PHY_DRV_ODT_48; tsel_wr_select_ca_n = PHY_DRV_ODT_48; + + tsel_ckcs_select_p = PHY_DRV_ODT_34_3; + tsel_ckcs_select_n = PHY_DRV_ODT_34_3; } else { tsel_rd_select_p = PHY_DRV_ODT_240; tsel_rd_select_n = PHY_DRV_ODT_240; @@ -602,6 +609,9 @@ static void set_ds_odt(const struct chan_info *chan, tsel_wr_select_ca_p = PHY_DRV_ODT_34_3; tsel_wr_select_ca_n = PHY_DRV_ODT_34_3; + + tsel_ckcs_select_p = PHY_DRV_ODT_34_3; + tsel_ckcs_select_n = PHY_DRV_ODT_34_3; } if (sdram_params->base.odt == 1) @@ -660,10 +670,12 @@ static void set_ds_odt(const struct chan_info *chan, clrsetbits_le32(&denali_phy[935], 0xff, reg_value); /* phy_pad_cs_drive 8bits DENALI_PHY_939 offset_0 */ - clrsetbits_le32(&denali_phy[939], 0xff, reg_value); + clrsetbits_le32(&denali_phy[939], 0xff, + tsel_ckcs_select_n | (tsel_ckcs_select_p << 0x4)); /* phy_pad_clk_drive 8bits DENALI_PHY_929 offset_0 */ - clrsetbits_le32(&denali_phy[929], 0xff, reg_value); + clrsetbits_le32(&denali_phy[929], 0xff, + tsel_ckcs_select_n | (tsel_ckcs_select_p << 0x4)); /* phy_pad_fdbk_drive 23bit DENALI_PHY_924/925 */ clrsetbits_le32(&denali_phy[924], 0xff,