From patchwork Mon Dec 10 16:17:18 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 78 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-wm1-f72.google.com (cartago.priv [10.11.12.1]) by cassiopea (Postfix) with ESMTPS id BBF2C2E5487 for ; Mon, 10 Dec 2018 17:17:55 +0100 (CET) Received: by mail-wm1-f72.google.com with SMTP id r11sf4873839wmg.1 for ; Mon, 10 Dec 2018 08:17:55 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1544458675; cv=pass; d=google.com; s=arc-20160816; b=o8Cp3r/UG2OtDzjltjtUzjgXkZlT/U8+WmIcSC/oCih0QP2DKV5irvCDsGOc4WjrxH 7v8VhE10QSFOXSTim0Ogy4PXBQXpiJYt4bUpTN2DXhnOPsMVYtmchNug8H/mhB9PCm7x Ww+Z6KwgYIaf2YgFlAKdOzHk0zQNWQHfQERADkCZCCrbs3g+A2au2P4mBmko1o2Dv4IC JAMuAQ9vkCVi+cjW9ITs+LDKtSOyk06ybJl9ty7bpsGqJXo81RASQiL/akC5rCFSiReh 1WG0LgfkY8ASo7zfiV/N3zmwvKNeD2AovnoW2vloVibRGoUdS2I2jIG0oMpGNfYdFLnv l9qw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=1E70xeoJgFDlzIA3oUYjw8e22CRq5X3bSrjLQMHtvYQ=; b=qdv+SK7XZyL9ycV8q43BMsQqPciRNKphEDEYShi/Aa36LhTCGvZX8iMwcrSr9joctx B7pMS5luxdwVBIYZpCXRHqiDZWHEsXXiHz80ZOzITVa/SWu3hFrcUs2Kig7w0mUJ0IH8 wwM9oKOlaFXuvE1hv5Ph/NK5j4SIHdSWnj9K/A4j6o+X4YiZGa5/mE4LdR769u4SUj11 s34vRikQLmezJrsdz2FOWALN+ov8Aod+/1a3syPBy6exM1UVfYp8EhBCvjLXsa8B5QKN a61kAYDKupbxKmm/1F0+nXZB8pcJDZYwaJ/Ujz7HFcQyNZcllisMocN5hk/A8YulrnsB UzGA== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=mN9suXNq; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :list-post:list-help:list-archive:list-unsubscribe; bh=1E70xeoJgFDlzIA3oUYjw8e22CRq5X3bSrjLQMHtvYQ=; b=M4KH4XhRnM3kvtfoZwvlykeRwRj6Bs6BOkSXR/u8HKhr5YGw1nQpuwwV0oyhrtcyLM HnEiPQoXXlKnwGC5EavY2xpifKWMxDNdgR+vUmfthciuecZpfC6wq0+73zZppdJy/vgB sqByp4PA+toOz+9bl4JEmim4TFwR6Jo/QTU6U= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=1E70xeoJgFDlzIA3oUYjw8e22CRq5X3bSrjLQMHtvYQ=; b=GJqCGQBJL4JEYKTMN4WefEXaWPluaQK/2IpGKjfXfYp1hAHZlKFAje3/59Qe67E4bw 3UJF46lUMS8X7s25WTflD+jJc5w+b+XUgplAAaRJP8pGxWxB0CVytpk0WUJi4wNV/dfr EDUsTBCnq6+Ple46IS8IRfgUkZA6W/hSwu7lZUa5EaKtGCUb5edPrPk2pKN2dnCJujR3 hRhlHWhPpxjdJm4XzktPwLoLLDiFgGwqe7zth/KSW1OjU6AwrpHS/e7zB8As9sK1xU7k KkZWauO9Lcmdu7+caj/avVUZL2E6ZaNdyP1KRXOeGhZ+JzVRSWWgZ12xhGeErH2iTl5l SEnw== X-Gm-Message-State: AA+aEWZ0fePZkwoWCYCefBsvKQNtFpPrUPP6FRNJZ7bsoqnMBSjBaF5o 1ATePYI2e3pb3dDGN/WHF/UI8UsO X-Google-Smtp-Source: AFSGD/Wm1D2ZATClgQ/RVS+t20wnlOadrTvVVRCqfWs1XpUcjnFMfVPbEnHyYSdxVNxHnFFkJkcJpQ== X-Received: by 2002:a1c:5706:: with SMTP id l6mr1495866wmb.2.1544458675388; Mon, 10 Dec 2018 08:17:55 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:adf:b6ac:: with SMTP id j44ls2285748wre.13.gmail; Mon, 10 Dec 2018 08:17:55 -0800 (PST) X-Received: by 2002:adf:9bda:: with SMTP id e26mr9941918wrc.295.1544458675106; Mon, 10 Dec 2018 08:17:55 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1544458675; cv=none; d=google.com; s=arc-20160816; b=wapp7n/NxoDvV7alD5WkE5uCd0F78cjWqqLtqC6NVOXcouqWx7baGifN0feG1p4Ctb T/YZMeIlE6MEAEdHYzLhbQLKPZzY9YJH/K3c+FDm8mEtEbO+Tkv6UC6l5t8AtBrD/ob7 Ab4BcQm5M2wjGAlGaPDyfVPr4XLrJoxfyh+RaylNaGJppMa4VYn6YXXRSaHdJPxcRYeA Y+fq6IwJec7QWx3H2hodh1EmgYsFEhONzJ0nRlQejO4xtXrhHSjyANoVdH0RXbL08Crf Gl77a4VXdzOdnwM77H+Au9/NppVLdtZNAbW4fs7tzouj67mVJ8escVAOHwnUkg4lDwjw jP1w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=1E70xeoJgFDlzIA3oUYjw8e22CRq5X3bSrjLQMHtvYQ=; b=xmz5h1pzysRaxSCNZF6T0V9rwoA0v86gssI4WjyJDwQVPyZ1tdNJRxmBB+FjJIUC3y +GeOSieDPZiBhpgudbm3ha/QLvPZ/VnSlx27BuJbGh7XKYh38ulg1qb4VvW5DuVSnRjV yUgTAZbrqVc4WUVQ/ToM7hJfuJFJrEOoT9byfIE3A57ApqTEWpzIm66yjzXXROJ1R4jq cNmMxQJGilDYl2wjo7eAQAfgd0sSG52x632zFk23bU05BCHpmcxKS2eh/b5KGjsqhs7D jigJgCudF1rHgwwR4VAAtzBbw06T4XJxzV4wrkxopq6yV0l6DbGNLID3hckbtKxtxC0P lYeQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=mN9suXNq; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f65.google.com (mail-sor-f65.google.com. [209.85.220.65]) by mx.google.com with SMTPS id l1sor7356983wrx.26.2018.12.10.08.17.55 for (Google Transport Security); Mon, 10 Dec 2018 08:17:55 -0800 (PST) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) client-ip=209.85.220.65; X-Received: by 2002:adf:9361:: with SMTP id 88mr9946323wro.204.1544458674818; Mon, 10 Dec 2018 08:17:54 -0800 (PST) Received: from localhost.localdomain (ip-162-59.sn-213-198.clouditalia.com. [213.198.162.59]) by smtp.gmail.com with ESMTPSA id b13sm8397503wrn.28.2018.12.10.08.17.53 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 10 Dec 2018 08:17:54 -0800 (PST) From: Jagan Teki To: Maxime Ripard , Chen-Yu Tsai , Michael Turquette , Stephen Boyd Cc: linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, Michael Trimarchi , linux-sunxi , linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH v5 06/17] drm/sun4i: sun6i_mipi_dsi: Fix TCON DRQ set bits Date: Mon, 10 Dec 2018 21:47:18 +0530 Message-Id: <20181210161729.29720-7-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.18.0.321.gffc6fa0e3 In-Reply-To: <20181210161729.29720-1-jagan@amarulasolutions.com> References: <20181210161729.29720-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=mN9suXNq; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , TCON DRQ set bits for non-burst DSI mode can computed via horizontal front porch instead of front porch + sync timings. BSP code form BPI-M64-bsp is computing TCON DRQ set bits for non-burts as (from linux-sunxi/ drivers/video/sunxi/disp2/disp/de/lowlevel_sun50iw1/de_dsi.c) => panel->lcd_ht - panel->lcd_x - panel->lcd_hbp => (timmings->hor_front_porch + panel->lcd_hbp + panel->lcd_x) - panel->lcd_x - panel->hbp => timmings->hor_front_porch => mode->hsync_start - mode->hdisplay So, update the DRQ set bits accordingly. Signed-off-by: Jagan Teki --- drivers/gpu/drm/sun4i/sun6i_mipi_dsi.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/drivers/gpu/drm/sun4i/sun6i_mipi_dsi.c b/drivers/gpu/drm/sun4i/sun6i_mipi_dsi.c index cdd44a1307b3..c9b0222ebcd4 100644 --- a/drivers/gpu/drm/sun4i/sun6i_mipi_dsi.c +++ b/drivers/gpu/drm/sun4i/sun6i_mipi_dsi.c @@ -367,9 +367,9 @@ static void sun6i_dsi_setup_burst(struct sun6i_dsi *dsi, struct mipi_dsi_device *device = dsi->device; u32 val = 0; - if ((mode->hsync_end - mode->hdisplay) > 20) { + if ((mode->hsync_start - mode->hdisplay) > 20) { /* Maaaaaagic */ - u16 drq = (mode->hsync_end - mode->hdisplay) - 20; + u16 drq = (mode->hsync_start - mode->hdisplay) - 20; drq *= mipi_dsi_pixel_format_to_bpp(device->format); drq /= 32;