From patchwork Tue Jul 16 11:57:32 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 793 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pf1-f200.google.com (mail-pf1-f200.google.com [209.85.210.200]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 9EE4B3F08F for ; Tue, 16 Jul 2019 14:00:35 +0200 (CEST) Received: by mail-pf1-f200.google.com with SMTP id 145sf12238846pfv.18 for ; Tue, 16 Jul 2019 05:00:35 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1563278434; cv=pass; d=google.com; s=arc-20160816; b=Yj8KkEmIdlMsV7yn+QN+0bmOkxQFGn3dQXWh4vhq+rkwqoX8DgaB0llDjI5tNbnEvj Ebqe6fcjKwLelkjk70xdZtSUmG00z4VhAGrn2T74BS1EtSQ6aQrnhi+AYg4Kk19qt0Sb WTRlqeq03waTVhi11cE5K8jDl8XfdxiW1FDjvJWuBZHc8p2xlM8JqeVH/ZZCw4ajoSXe M1gowa8SS3kvFRq6G/RYDJ0ajoAxf9/lJ3sxq0UbnbPmPI8YmEx5JpDKHh2mpDefh8+o mUlf1zAfi5AL7eEzk+Mxlfcwt14Fyxr2+VqLQODDG/Csn5VWdnqSHu06xsXGecaeGtb6 SQMw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=3vEcTjnIfiM2WTCZBrGXJMl0P0io4rREaBpyvbjJD+o=; b=FfUjA1lsqeZ2PHkqy2JK2RcQR8KLxL1BB+AC1lYaDvPSPseLTekIZpZak1wXf2ynxB mnZVhNRE/o/uSJ0v7dJtyoUnljzjhOmB8c0k7ujC1sE0p3YPhfzTf+6ZUu1YgXKGr74R fwW/vPT6fGJ+HRqfm9eZYCAtoQCEACq79OZuVwZ6mfxlF79dy3y0UlDNYZ5t2qYNsn3E dJNTeMTgR+hTC9yhh0v4wS/BzBsiJ6Ykpxw+ONKBhsFHjypv5H+68emVvkKzDXuH1IqI gB+rmbrV0DW/vsiLF5rxt/Bg5h3dB5txSRSdTAAyFVcU5cZKxjXoKksdGHKfSQ5gxXa7 Tmrw== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=INi12PAP; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=3vEcTjnIfiM2WTCZBrGXJMl0P0io4rREaBpyvbjJD+o=; b=lWt+KE0QPIJqHBqAosXhE0MVhvrk6myh4oUzqYa9pQc7M9tWQCdcii9h3GF0jbABCo Watl2D4xRAaYj8u+uaGkNU26Py54AtfgdOYjMWC6NMTuode1EAEMTh5qEHply8IjCPxa zTmtoSNGSF2rWFlvADgd5dT29DtU6qQsR0kmo= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=3vEcTjnIfiM2WTCZBrGXJMl0P0io4rREaBpyvbjJD+o=; b=Vj7oqWgkt02m3YTQVeEKO5QnvEPA8FIibeG3DhKoEdEQUFbHQ3uqi8c4dKNOU16wG9 yc/a5m678IJrcBmeevqEYhB18KiH691GJXiihbhR8uOOLevOLxdeo8qR35avLZz2ue0s TV+QUaCOUmbeqQ49vUPus9FNV2Spq7omco/cKF/zefaeXklMZ/y0uMO49RTK6s26hnVE kngGxbPmlwPxRqVnvbO/ksGeK6I7iH/bE+dvmNwoLIWaMcKcVqmJ/f4mUAfXGd6GjJJ/ wgCaWpHrE38LJ/9Lnm6woWJDPsO3RTzBQTSDEyXNU1/PR2UWmfpTFL1nfoewWMbtx033 +zjg== X-Gm-Message-State: APjAAAVf3G7XCS7FNlPLUlY/eEXLVVSMZZStJJjz2QoI7Yt+BRYaEjrJ CAMB5cSO4WoCaIZXQjo8A5xs5P8p X-Google-Smtp-Source: APXvYqxHmbmUcmTuinWvFhCoC4tbxa8wIdfkzOINNY3uhE+e9ENGCFKI+Y6C0CS1m3usyiBjk+p51A== X-Received: by 2002:a63:1045:: with SMTP id 5mr32929795pgq.165.1563278434390; Tue, 16 Jul 2019 05:00:34 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a63:3fcf:: with SMTP id m198ls78632pga.10.gmail; Tue, 16 Jul 2019 05:00:34 -0700 (PDT) X-Received: by 2002:a63:20d:: with SMTP id 13mr21096037pgc.253.1563278434029; Tue, 16 Jul 2019 05:00:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1563278434; cv=none; d=google.com; s=arc-20160816; b=DctJhihFrjnhaQusS5UICcExoGHkBvZY7omjtUozupPwMVsTGanKIVOeDfRUZTchAG 7sv3GZQjeElh0BYD9zhmbhNb2IP0Wm0+QgUAwrrCRkzfSJfGIlg4ItQ8YKng+hDClCVk vHRqtmagDdFrx7amR6M2TOA7mfO/JX/NkhhzZwZPJ5xBQbKNUNiwxlRmAb2HtTjS2B68 J4HcJW42x0VISyu66mjjgSAPr50g7313c91uudaar352RV9pR7fQJvncqq4VUnUWusaM G1xWoO+YxGydqp+EKtRljYFwnqNntzJhhJCPSwmjzBEMf37ns4bHvrttHoEUuU7Jufzy 05FQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=3scj5tpu65v2n66++2cTbZLzQWWaAK5Y+ewcl6Aa8Eo=; b=aljh7NqYEbdXmutvp4yyxxZOY/egIYLWnupOzyrnbqiJp9rLZCaOzK0jWnu4Bv3KYb vLgNSJZ3LDP4aLuNFNmUWQjRTV42CPkIZ6wg36xn0fnRd6axZ3Bk+TaQOS4waX3AbP1t L/R/sAzLlJJ++sSy7x3dwnceLCjKkCbYvw5VqH4bLNNmx2MUZpmO9Ca3o5JwEeMELxVp L9YvaMWzD/Sn3jPLJGbabfCTueNCOhnTBIWXuyQneOsb9F2ygGPqC/2hWG//bRore3Xe 1Nv1rZ+QRPKqmsdJMWVY1KoW76TeFNSmeMi0vv0raUk7otHcJ1LR9NtwA1jFdDENtUiv gxCA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=INi12PAP; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f65.google.com (mail-sor-f65.google.com. [209.85.220.65]) by mx.google.com with SMTPS id b3sor10335601pgc.45.2019.07.16.05.00.33 for (Google Transport Security); Tue, 16 Jul 2019 05:00:34 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) client-ip=209.85.220.65; X-Received: by 2002:a63:5765:: with SMTP id h37mr1332189pgm.183.1563278433373; Tue, 16 Jul 2019 05:00:33 -0700 (PDT) Received: from localhost.localdomain ([49.206.201.107]) by smtp.gmail.com with ESMTPSA id z24sm36269566pfr.51.2019.07.16.05.00.30 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 16 Jul 2019 05:00:33 -0700 (PDT) From: Jagan Teki To: Simon Glass , Philipp Tomsich , Kever Yang , YouMin Chen , u-boot@lists.denx.de Cc: Manivannan Sadhasivam , gajjar04akash@gmail.com, linux-rockchip@lists.infradead.org, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH v3 44/57] arm: include: rockchip: Add rk3399 pmu file Date: Tue, 16 Jul 2019 17:27:32 +0530 Message-Id: <20190716115745.12585-45-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.18.0.321.gffc6fa0e3 In-Reply-To: <20190716115745.12585-1-jagan@amarulasolutions.com> References: <20190716115745.12585-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=INi12PAP; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add pmu header file for rk3399 SoC, this will help to configure pmu in sdram driver. Signed-off-by: Jagan Teki Signed-off-by: YouMin Chen Reviewed-by: Kever Yang --- .../include/asm/arch-rockchip/pmu_rk3399.h | 72 +++++++++++++++++++ 1 file changed, 72 insertions(+) create mode 100644 arch/arm/include/asm/arch-rockchip/pmu_rk3399.h diff --git a/arch/arm/include/asm/arch-rockchip/pmu_rk3399.h b/arch/arm/include/asm/arch-rockchip/pmu_rk3399.h new file mode 100644 index 0000000000..f1096dccce --- /dev/null +++ b/arch/arm/include/asm/arch-rockchip/pmu_rk3399.h @@ -0,0 +1,72 @@ +/* SPDX-License-Identifier: GPL-2.0+ */ +/* + * (C) Copyright 2018 Rockchip Electronics Co., Ltd. + * + */ + +#ifndef __SOC_ROCKCHIP_RK3399_PMU_H__ +#define __SOC_ROCKCHIP_RK3399_PMU_H__ + +struct rk3399_pmu_regs { + u32 pmu_wakeup_cfg[5]; + u32 pmu_pwrdn_con; + u32 pmu_pwrdn_st; + u32 pmu_pll_con; + u32 pmu_pwrmode_con; + u32 pmu_sft_con; + u32 pmu_int_con; + u32 pmu_int_st; + u32 pmu_gpio0_pos_int_con; + u32 pmu_gpio0_net_int_con; + u32 pmu_gpio1_pos_int_con; + u32 pmu_gpio1_net_int_con; + u32 pmu_gpio0_pos_int_st; + u32 pmu_gpio0_net_int_st; + u32 pmu_gpio1_pos_int_st; + u32 pmu_gpio1_net_int_st; + u32 pmu_pwrdn_inten; + u32 pmu_pwrdn_status; + u32 pmu_wakeup_status; + u32 pmu_bus_clr; + u32 pmu_bus_idle_req; + u32 pmu_bus_idle_st; + u32 pmu_bus_idle_ack; + u32 pmu_cci500_con; + u32 pmu_adb400_con; + u32 pmu_adb400_st; + u32 pmu_power_st; + u32 pmu_core_pwr_st; + u32 pmu_osc_cnt; + u32 pmu_plllock_cnt; + u32 pmu_pllrst_cnt; + u32 pmu_stable_cnt; + u32 pmu_ddrio_pwron_cnt; + u32 pmu_wakeup_rst_clr_cnt; + u32 pmu_ddr_sref_st; + u32 pmu_scu_l_pwrdn_cnt; + u32 pmu_scu_l_pwrup_cnt; + u32 pmu_scu_b_pwrdn_cnt; + u32 pmu_scu_b_pwrup_cnt; + u32 pmu_gpu_pwrdn_cnt; + u32 pmu_gpu_pwrup_cnt; + u32 pmu_center_pwrdn_cnt; + u32 pmu_center_pwrup_cnt; + u32 pmu_timeout_cnt; + u32 pmu_cpu0apm_con; + u32 pmu_cpu1apm_con; + u32 pmu_cpu2apm_con; + u32 pmu_cpu3apm_con; + u32 pmu_cpu0bpm_con; + u32 pmu_cpu1bpm_con; + u32 pmu_noc_auto_ena; + u32 pmu_pwrdn_con1; + u32 reserved0[0x4]; + u32 pmu_sys_reg_reg0; + u32 pmu_sys_reg_reg1; + u32 pmu_sys_reg_reg2; + u32 pmu_sys_reg_reg3; +}; + +check_member(rk3399_pmu_regs, pmu_sys_reg_reg3, 0xfc); + +#endif /* __SOC_ROCKCHIP_RK3399_PMU_H__ */