| Message ID | 20200104083806.3930-1-jagan@amarulasolutions.com |
|---|---|
| Headers |
Return-Path: <linux-amarula+bncBD7MFH7A7EEBB7E5YHYAKGQENLIMCBI@amarulasolutions.com> X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pf1-f199.google.com (mail-pf1-f199.google.com [209.85.210.199]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 538773F08F for <linux-amarula@patchwork.amarulasolutions.com>; Sat, 4 Jan 2020 09:38:23 +0100 (CET) Received: by mail-pf1-f199.google.com with SMTP id e62sf8916527pfh.14 for <linux-amarula@patchwork.amarulasolutions.com>; Sat, 04 Jan 2020 00:38:23 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1578127101; cv=pass; d=google.com; s=arc-20160816; b=CkkWSGpQDGoZlJtHoJqzWQ5iwJR7zRKZjo96eAXM75gf/8SSka0rYutMo/tXcnXntg OVeDgm5CmSdSX2UDbMAIzmnSAO/3omjeVO8FI4qyc9jvWqF0G091SwV4Th4oTSwBO7Dr 9Zq8RGhK40jml8+BZPAfh+TwxladThXkXQbJ9UXQ8acCTwGp2duVlQ7BBmSbjQ4Y5vbr eS0Vw/mxVYC/DMEl0EoOsShX1066TsGiQPsXKDoYUyBt7XkCRdMUgsNvjBpIzA+B6erc COsIsg2WJOXnx4d5TkKuCfIt95AmCTvJxzEViGoN0gga/ZtZgVcIXL69rPXyD5mewI4o o2Qw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:message-id:date:subject:cc:to :from:dkim-signature; bh=nggH7CCs29hQ0BiNHYQv4/HbiK+UVD+jLl7DPiafoWk=; b=V7X2lJ2t7Pq4QTNpsn4MyP9cT8ta0SKlpj5C75+05D42bWXcFSmvOiHN4cc9Ax+7Dm WvX7xNW6q2hTPHi9CQKFO1q1faoUTtJ28Uu2gRNw3RAUjuLp0t4Kb9+wqJfNG1wLMID0 vY8Uy6FdnADh6q5kEE0U4M5sgGyyuQ0QRKzjofw7Us4EzBAvFIs5/NIaaz4dqgw4RjMp iqEgl9S6KBdPGS3coG4PGz4KT9UYMP2fuk/8++s4RA8Krjea9/BdmQ1d2sKEMFjjFNux ngwVfP4vv+710yC4eXDBIVK/tFMY8zX4rSt7AX0EslgIG/XbIjNo0HtB8KOi3usMnWjs l8qg== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=mqYzb1pe; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :list-post:list-help:list-archive:list-unsubscribe; bh=nggH7CCs29hQ0BiNHYQv4/HbiK+UVD+jLl7DPiafoWk=; b=lvNsF8PLsgsvzDEwa0jXkXu7mq6UMqm5nUBg6v/7YwaLbwjY7lpJN9XCqc5wdgeTf8 ZSMFiofoL2n8lLbz4D2D1btVeE8wDoZ5JGEkm4BlxRpcXqwtXpKNOInygva90g+wMnzZ 9BESfgL19yNBIxC6QT1sQErtgR+II7sYI5G8c= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :x-original-sender:x-original-authentication-results:precedence :mailing-list:list-id:x-spam-checked-in-group:list-post:list-help :list-archive:list-unsubscribe; bh=nggH7CCs29hQ0BiNHYQv4/HbiK+UVD+jLl7DPiafoWk=; b=F4aX4GMCxDb/UGUnJUJoQ4k+IKupHApFai1WXgXd9/o+AKHN+IqrtmuZS9gsthEWBn DHls4N2LMVNQ6JqRrNil2odMyeiLFyQa3EYmYWDr0KWyYhZAucNmK/Fl5U6GOlQZkmeq DwL+UurVsjQ5aK4FwlJQzdCyo2U89l5VtebujTUnd+L3BF4InuwXEJmnGP8MzURVtmqp diDnl3+D8kNFhqmu8ryOJQ7mn+wlajNSCL3PGyfXnFo7rItWlEcFZNXrw8zNmaYKcvSW BS5y8XHYMcDxT6vSemHXHyQSoTQz/lCajahIOdgH4neUK7mjBOTGMEjvaHFMU9mEZYKM hXug== X-Gm-Message-State: APjAAAUU/gakHVzLPUIB1oazl6Y9AEipdu/sE0XNavnQEAzvxZP3wBBo ah52qeb7Y73fcg5DUYX6TQ2HqFvA X-Google-Smtp-Source: APXvYqy1H1jdSJLjKo1osGa207s98F75Zk1r/+9wb5lpeE8SO2r1lTgEELUEBHrTv1Iyw2mVBgfzYg== X-Received: by 2002:a17:902:968c:: with SMTP id n12mr97101972plp.144.1578127100781; Sat, 04 Jan 2020 00:38:20 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a65:6791:: with SMTP id e17ls13542060pgr.14.gmail; Sat, 04 Jan 2020 00:38:20 -0800 (PST) X-Received: by 2002:a63:e409:: with SMTP id a9mr91774975pgi.108.1578127100239; Sat, 04 Jan 2020 00:38:20 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1578127100; cv=none; d=google.com; s=arc-20160816; b=TilRWKz40vPlsvVivAqXAUMaVRQBKsF0I10yE7zNH93jGbtsSbWaaTTw/l0ZjO+xiX 7WA/vTCKm2DkNjAMBvUIvGhIeX9th53UI0AdHm1jol1UMh7nEqHdGOMrSQ1jHVULbhPn 9OS2DZhEOkhJFtqAhBW0fYhfFimR9/nLbackplmm0QG0G1oYYdPA/rXXNZ7fqw7rFKZ8 QzOLaUGS+lngoyZMW1Jayi9c2rxuQEw6k5edfm4j4yVUIhZmP4BJcFD+D6w0l1tGLwvU suj7fSLwwUQNJ5aNDthJFGgFA9NSM4B1Nu9ofwMuNV07oYTzWDGEqEnFudxcZ6qSPx8Z VmPA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dkim-signature; bh=xEBrsWUQtuerJ+y7ZBAe3tgVNuRJ0vPppcHoi7n1s18=; b=KoXehuFOTMmxGfLPGJaUDSE6RmEusKTu8Gw3UvzBXTXHhfPMHUzMhxM6qISXC8ZmNA em6iFX8dsZsT0h1VbWaV+UZYCIfHZ8rxTPS5JRx3aqJEmwj7ePFGMqIcyHEZkerS/2cX lBn01SKIttEnEI71xtJ+JAzdFor8/Ha9AJH7/EVvFpkUojGLeCs6UoWEFdeGRmslaP/q Nvjy2/RDMrUNAPtuvo1eq6jOOt8nw01E0wySJ3HgKPZg3nBiO5jWjEh6ryAN5AhZKDVi lqQNW9d/hiGiPNmAB28ME+Ec7cRN9o9FA6jqw5R+zdMOuAyAO9SO+wdrvgEFcIBHMHQz FIyA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=mqYzb1pe; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f65.google.com (mail-sor-f65.google.com. [209.85.220.65]) by mx.google.com with SMTPS id m10sor62795316pgq.81.2020.01.04.00.38.19 for <linux-amarula@amarulasolutions.com> (Google Transport Security); Sat, 04 Jan 2020 00:38:19 -0800 (PST) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) client-ip=209.85.220.65; X-Received: by 2002:a63:ff52:: with SMTP id s18mr101998432pgk.253.1578127099011; Sat, 04 Jan 2020 00:38:19 -0800 (PST) Received: from localhost.localdomain ([49.206.201.128]) by smtp.gmail.com with ESMTPSA id z4sm70201623pfn.42.2020.01.04.00.38.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 04 Jan 2020 00:38:18 -0800 (PST) From: Jagan Teki <jagan@amarulasolutions.com> To: Kever Yang <kever.yang@rock-chips.com>, Simon Glass <sjg@chromium.org>, Philipp Tomsich <philipp.tomsich@theobroma-systems.com> Cc: Akash Gajjar <akash@openedev.com>, u-boot@lists.denx.de, linux-rockchip@lists.infradead.org, linux-amarula@amarulasolutions.com, Jagan Teki <jagan@amarulasolutions.com>, "Matwey V . Kornilov" <matwey.kornilov@gmail.com> Subject: [PATCH v6 0/6] rockchip: Add Binman support Date: Sat, 4 Jan 2020 14:08:00 +0530 Message-Id: <20200104083806.3930-1-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.18.0.321.gffc6fa0e3 MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=mqYzb1pe; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: <linux-amarula.amarulasolutions.com> X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: <https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/post>, <mailto:linux-amarula@amarulasolutions.com> List-Help: <https://support.google.com/a/amarulasolutions.com/bin/topic.py?topic=25838>, <mailto:linux-amarula+help@amarulasolutions.com> List-Archive: <https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/> List-Unsubscribe: <mailto:googlegroups-manage+476853432473+unsubscribe@googlegroups.com>, <https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/subscribe> |
| Series |
rockchip: Add Binman support
|
|
Message
Jagan Teki
Jan. 4, 2020, 8:38 a.m. UTC
This is v6 set for Binman support in rockchip, [1] here is previous patchset. This series add single boot image with binman for arm32 and pad_cat for arm64 rockchip platforms both TPL + SPL and SPL-alone targets. Changes for v6: - drop idbloader.img filename change patch - update rockchip.rst to include, rockchip TPL, SPI boot as TODO Changes for v5: - collect kever review tag - drop idbloader.img from clean target Changes for v4: - support all rockchip platforms - add new patches for dtsi changes - update documentation - format proper commit message - rebase on master Changes for v3: - rebase on master - add binman for rk3288, rk3328, rk3368, rk3399 - added rst documentation for rockchip Changes for v2: - Add few clean target patches - update bl31.elf env handling code, with logging - support puma itb, via BL31 and PMUM0 env - enable BUILD_TARGET for ROCKCHIP_RK3399 [1] https://patchwork.ozlabs.org/cover/1216263/ Any inputs? Jagan. Jagan Teki (6): Makefile: Add rockchip image type Makefile: rockchip: Suffix platform type with tpl name Makefile: rockchip: Support SPL-alone mkimage arm: dts: rk3036: Add rk3036-u-boot.dtsi rockchip: Add Single boot image (with binman, pad_cat) doc: boards: Add rockchip documentation Makefile | 36 ++++++-- arch/arm/Kconfig | 1 + arch/arm/dts/rk3036-sdk-u-boot.dtsi | 2 + arch/arm/dts/rk3036-u-boot.dtsi | 6 ++ arch/arm/dts/rk3288-u-boot.dtsi | 2 + arch/arm/dts/rockchip-u-boot.dtsi | 21 +++++ doc/board/rockchip/index.rst | 10 +++ doc/board/rockchip/rockchip.rst | 130 ++++++++++++++++++++++++++++ include/configs/rockchip-common.h | 3 + 9 files changed, 206 insertions(+), 5 deletions(-) create mode 100644 arch/arm/dts/rk3036-u-boot.dtsi create mode 100644 arch/arm/dts/rockchip-u-boot.dtsi create mode 100644 doc/board/rockchip/index.rst create mode 100644 doc/board/rockchip/rockchip.rst
Comments
Add Wadim in cc, Hi Jagan, After this patch set apply, the phycore-rk3288 board's SPL size is overflow: arm: + phycore-rk3288 +Error: SPL image is too large (size 0x9000 than 0x8000) +Error: Bad parameters for image type Maybe we need to enable the TPL for this board? @Wadim Thanks, - Kever On 2020/1/4 下午4:38, Jagan Teki wrote: > This is v6 set for Binman support in rockchip, [1] here is > previous patchset. > > This series add single boot image with binman for arm32 and > pad_cat for arm64 rockchip platforms both TPL + SPL and SPL-alone > targets. > > Changes for v6: > - drop idbloader.img filename change patch > - update rockchip.rst to include, rockchip TPL, SPI boot as TODO > Changes for v5: > - collect kever review tag > - drop idbloader.img from clean target > Changes for v4: > - support all rockchip platforms > - add new patches for dtsi changes > - update documentation > - format proper commit message > - rebase on master > Changes for v3: > - rebase on master > - add binman for rk3288, rk3328, rk3368, rk3399 > - added rst documentation for rockchip > Changes for v2: > - Add few clean target patches > - update bl31.elf env handling code, with logging > - support puma itb, via BL31 and PMUM0 env > - enable BUILD_TARGET for ROCKCHIP_RK3399 > > [1] https://patchwork.ozlabs.org/cover/1216263/ > > Any inputs? > Jagan. > > Jagan Teki (6): > Makefile: Add rockchip image type > Makefile: rockchip: Suffix platform type with tpl name > Makefile: rockchip: Support SPL-alone mkimage > arm: dts: rk3036: Add rk3036-u-boot.dtsi > rockchip: Add Single boot image (with binman, pad_cat) > doc: boards: Add rockchip documentation > > Makefile | 36 ++++++-- > arch/arm/Kconfig | 1 + > arch/arm/dts/rk3036-sdk-u-boot.dtsi | 2 + > arch/arm/dts/rk3036-u-boot.dtsi | 6 ++ > arch/arm/dts/rk3288-u-boot.dtsi | 2 + > arch/arm/dts/rockchip-u-boot.dtsi | 21 +++++ > doc/board/rockchip/index.rst | 10 +++ > doc/board/rockchip/rockchip.rst | 130 ++++++++++++++++++++++++++++ > include/configs/rockchip-common.h | 3 + > 9 files changed, 206 insertions(+), 5 deletions(-) > create mode 100644 arch/arm/dts/rk3036-u-boot.dtsi > create mode 100644 arch/arm/dts/rockchip-u-boot.dtsi > create mode 100644 doc/board/rockchip/index.rst > create mode 100644 doc/board/rockchip/rockchip.rst >
Hi, On 07.01.20 10:59, Kever Yang wrote: > Add Wadim in cc, > > Hi Jagan, > > After this patch set apply, the phycore-rk3288 board's SPL size is > overflow: > > arm: + phycore-rk3288 > +Error: SPL image is too large (size 0x9000 than 0x8000) > +Error: Bad parameters for image type > > Maybe we need to enable the TPL for this board? @Wadim I would like it to keep the SPL for the phyCORE board. In this thread [1] I pointed out that you can drop the phycore_init() function that was sometimes blowing up the size of the phyCORE SPL image. So if there is no new other feature that increases the SPL size, we can just remove the code and the SPL should fit again. If you like I can take a look at this next week. [1] https://lists.denx.de/pipermail/u-boot/2019-July/378112.html Regards, Wadim > > > Thanks, > > - Kever > > On 2020/1/4 下午4:38, Jagan Teki wrote: >> This is v6 set for Binman support in rockchip, [1] here is >> previous patchset. >> >> This series add single boot image with binman for arm32 and >> pad_cat for arm64 rockchip platforms both TPL + SPL and SPL-alone >> targets. >> >> Changes for v6: >> - drop idbloader.img filename change patch >> - update rockchip.rst to include, rockchip TPL, SPI boot as TODO >> Changes for v5: >> - collect kever review tag >> - drop idbloader.img from clean target >> Changes for v4: >> - support all rockchip platforms >> - add new patches for dtsi changes >> - update documentation >> - format proper commit message >> - rebase on master >> Changes for v3: >> - rebase on master >> - add binman for rk3288, rk3328, rk3368, rk3399 >> - added rst documentation for rockchip >> Changes for v2: >> - Add few clean target patches >> - update bl31.elf env handling code, with logging >> - support puma itb, via BL31 and PMUM0 env >> - enable BUILD_TARGET for ROCKCHIP_RK3399 >> >> [1] https://patchwork.ozlabs.org/cover/1216263/ >> >> Any inputs? >> Jagan. >> >> Jagan Teki (6): >> Makefile: Add rockchip image type >> Makefile: rockchip: Suffix platform type with tpl name >> Makefile: rockchip: Support SPL-alone mkimage >> arm: dts: rk3036: Add rk3036-u-boot.dtsi >> rockchip: Add Single boot image (with binman, pad_cat) >> doc: boards: Add rockchip documentation >> >> Makefile | 36 ++++++-- >> arch/arm/Kconfig | 1 + >> arch/arm/dts/rk3036-sdk-u-boot.dtsi | 2 + >> arch/arm/dts/rk3036-u-boot.dtsi | 6 ++ >> arch/arm/dts/rk3288-u-boot.dtsi | 2 + >> arch/arm/dts/rockchip-u-boot.dtsi | 21 +++++ >> doc/board/rockchip/index.rst | 10 +++ >> doc/board/rockchip/rockchip.rst | 130 ++++++++++++++++++++++++++++ >> include/configs/rockchip-common.h | 3 + >> 9 files changed, 206 insertions(+), 5 deletions(-) >> create mode 100644 arch/arm/dts/rk3036-u-boot.dtsi >> create mode 100644 arch/arm/dts/rockchip-u-boot.dtsi >> create mode 100644 doc/board/rockchip/index.rst >> create mode 100644 doc/board/rockchip/rockchip.rst >> > >
On Wed, Jan 8, 2020 at 5:04 PM Wadim Egorov <w.egorov@phytec.de> wrote: > > Hi, > > On 07.01.20 10:59, Kever Yang wrote: > > Add Wadim in cc, > > > > Hi Jagan, > > > > After this patch set apply, the phycore-rk3288 board's SPL size is > > overflow: > > > > arm: + phycore-rk3288 > > +Error: SPL image is too large (size 0x9000 than 0x8000) > > +Error: Bad parameters for image type > > > > Maybe we need to enable the TPL for this board? @Wadim > > I would like it to keep the SPL for the phyCORE board. In this thread > [1] I pointed out that you can drop the phycore_init() function that was > sometimes blowing up the size of the phyCORE SPL image. So if there is > no new other feature that increases the SPL size, we can just remove the > code and the SPL should fit again. If you like I can take a look at this > next week. If not, maybe we can disable BINMAN for this board? I'm sure it can revert since there would be a need to move TPL in future.
On Wed, Jan 8, 2020 at 5:04 PM Wadim Egorov <w.egorov@phytec.de> wrote: > > Hi, > > On 07.01.20 10:59, Kever Yang wrote: > > Add Wadim in cc, > > > > Hi Jagan, > > > > After this patch set apply, the phycore-rk3288 board's SPL size is > > overflow: > > > > arm: + phycore-rk3288 > > +Error: SPL image is too large (size 0x9000 than 0x8000) > > +Error: Bad parameters for image type > > > > Maybe we need to enable the TPL for this board? @Wadim > > I would like it to keep the SPL for the phyCORE board. In this thread > [1] I pointed out that you can drop the phycore_init() function that was > sometimes blowing up the size of the phyCORE SPL image. So if there is > no new other feature that increases the SPL size, we can just remove the > code and the SPL should fit again. If you like I can take a look at this > next week. This won't help much, but one possibility is to use SPL_OF_PLATDATA (I've verified). Can you help us to try as quickly as possible? or do you want us to try? Jagan.
Hi Jagan, On 09.01.20 14:59, Jagan Teki wrote: > On Wed, Jan 8, 2020 at 5:04 PM Wadim Egorov <w.egorov@phytec.de> wrote: >> Hi, >> >> On 07.01.20 10:59, Kever Yang wrote: >>> Add Wadim in cc, >>> >>> Hi Jagan, >>> >>> After this patch set apply, the phycore-rk3288 board's SPL size is >>> overflow: >>> >>> arm: + phycore-rk3288 >>> +Error: SPL image is too large (size 0x9000 than 0x8000) >>> +Error: Bad parameters for image type >>> >>> Maybe we need to enable the TPL for this board? @Wadim >> I would like it to keep the SPL for the phyCORE board. In this thread >> [1] I pointed out that you can drop the phycore_init() function that was >> sometimes blowing up the size of the phyCORE SPL image. So if there is >> no new other feature that increases the SPL size, we can just remove the >> code and the SPL should fit again. If you like I can take a look at this >> next week. > This won't help much, but one possibility is to use SPL_OF_PLATDATA > (I've verified). Can you help us to try as quickly as possible? or do > you want us to try? Or we can simply disable CONFIG_SPL_I2C_SUPPORT and CONFIG_SPL_POWER_SUPPORT in the phycore-rk3288_defconfig. What do you want me to do now? Testing your patches with SPL_OF_PLATDATA=y on our board? If so, I can help you next week with testing.
On Thu, Jan 9, 2020 at 8:58 PM Wadim Egorov <w.egorov@phytec.de> wrote: > > Hi Jagan, > > On 09.01.20 14:59, Jagan Teki wrote: > > On Wed, Jan 8, 2020 at 5:04 PM Wadim Egorov <w.egorov@phytec.de> wrote: > >> Hi, > >> > >> On 07.01.20 10:59, Kever Yang wrote: > >>> Add Wadim in cc, > >>> > >>> Hi Jagan, > >>> > >>> After this patch set apply, the phycore-rk3288 board's SPL size is > >>> overflow: > >>> > >>> arm: + phycore-rk3288 > >>> +Error: SPL image is too large (size 0x9000 than 0x8000) > >>> +Error: Bad parameters for image type > >>> > >>> Maybe we need to enable the TPL for this board? @Wadim > >> I would like it to keep the SPL for the phyCORE board. In this thread > >> [1] I pointed out that you can drop the phycore_init() function that was > >> sometimes blowing up the size of the phyCORE SPL image. So if there is > >> no new other feature that increases the SPL size, we can just remove the > >> code and the SPL should fit again. If you like I can take a look at this > >> next week. > > This won't help much, but one possibility is to use SPL_OF_PLATDATA > > (I've verified). Can you help us to try as quickly as possible? or do > > you want us to try? > > Or we can simply disable CONFIG_SPL_I2C_SUPPORT and > CONFIG_SPL_POWER_SUPPORT in the phycore-rk3288_defconfig. This seems fixed, sent the patches please test the same, thanks!
Hi, On Tue, 7 Jan 2020 at 22:59, Kever Yang <kever.yang@rock-chips.com> wrote: > > Add Wadim in cc, > > Hi Jagan, > > After this patch set apply, the phycore-rk3288 board's SPL size is overflow: > > arm: + phycore-rk3288 > +Error: SPL image is too large (size 0x9000 than 0x8000) > +Error: Bad parameters for image type > > Maybe we need to enable the TPL for this board? @Wadim We should look at why it is too large. Enabling BINMAN should not increase the code size of SPL, so perhaps there is a bug? Regards, Simon