| Message ID | 20191120113923.11685-5-jagan@amarulasolutions.com |
|---|---|
| State | New |
| Headers |
Return-Path: <linux-amarula+bncBD7MFH7A7EEBBWWM2TXAKGQE5W4BN5A@amarulasolutions.com> X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pf1-f197.google.com (mail-pf1-f197.google.com [209.85.210.197]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 9BB1C3F069 for <linux-amarula@patchwork.amarulasolutions.com>; Wed, 20 Nov 2019 12:41:15 +0100 (CET) Received: by mail-pf1-f197.google.com with SMTP id e13sf19092826pff.17 for <linux-amarula@patchwork.amarulasolutions.com>; Wed, 20 Nov 2019 03:41:15 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1574250074; cv=pass; d=google.com; s=arc-20160816; b=T+HJEuLfu5WThWRYdHjenhxOHGaM3Ql12oQ4yEmtVwNz1/WN2PsPArCz+t4CsRf+EN tzpOua+bKuHYsuqZraPAdVq8pgDfv75DkZId7AqACCylyZDVM66fa+a8sJ0hS31zFAzR ULtsivPa75kEujTbGRUBgy7Xvhuaduq0gwqgKUqOeRQvUTvckjH8O3Q/dB4giPABWuoJ doGkXWuEM1x4OfPuYjt4YkvqQnTEcTz++DLjQ2zw2gv8FULDlUDms2ANCOCKr95IYQAr nB86Auik21citZnaA5wLe0Jf3DeUOk30BmHio/S+nB15cJVPMwqDx4Rp3fpYotcwK5S0 VlXg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=qDn1mhVxqDnY1PASK+STFX6SyrpFYddVTzE+mWZkr+E=; b=kzTKlacTqrwr/Ztmjpbb1ZbkV1dtyUGA+volRPj4yM18Wrmsc6CMytcJmx/4GjCCdH 3VckQo3/2UJPMQM8AxBtST6l0GD6AaP/RJ8K6EUQiooCx1gfiu3LjbdOiX7mpy5zepZl FsJ+4ANXijv78rVq2SfAYMIaoZvUhcOkoh+fl/rUecME7J5KmBleZbXoyF1zZCP85nQT NufQsQ4fpYd4gYJVTZMx5D7aujkV/0H0CcCmrwpp30R/SGRoLm0oRF46Ip/2LKnbZKID CdOEfR5PvqOD9Us2nN5O7YkEGJMgL56GRtrCvMxxICcdPYStbV8PwS7farZjyfeJJMlt Zpkg== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ZqDzjSyu; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=qDn1mhVxqDnY1PASK+STFX6SyrpFYddVTzE+mWZkr+E=; b=YMnKPdEPPNnTNL5QoBgFJiTCk9qJf+xt5tt+lIAl/6X2nR0GYyquHunZRJYOa2An9y VkuuBdPuNcGZKPDkAswXOG++M8K/H3hat/kkq1RA5hfhMiIIPfRBruTb6OIVcNgjsSHc eM60mltGYGXupHYDVZ2dJCWQ2MIgG5v26GXX0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=qDn1mhVxqDnY1PASK+STFX6SyrpFYddVTzE+mWZkr+E=; b=mIN31vsvyRIyRwF8iwEF3f2iSR+Sq5n7/OOoWOIO/VZJQhR/sQvHD8Mf5FtW90NEDO L9j4z3RIocYWbB7uIuTkoiAzSBUhgcBUwsS1DdgFHSsfP0gm3OH6h5WIFCIs98zDthob dHmmSUgfEFV6fhymbT88N7vDeR464T30vk4gnRbOWdjssQ+I55qihXPGoc4pJ39I/+V8 HKBQquz5391F1elY+UBAmi0341f0pdh6YOxXYKkW24eJ+u46LkG3fxtaR29sOrIAy3Au kLLkeIk+mEaY8LiJWm/8UyTry1bJK15HcthAto7Iwmk9IU7CwumHYpGrekl4EDu+uSkA nu6w== X-Gm-Message-State: APjAAAXHY9y7qsCuUO91LKDWMwC4tGXh6LBJpCJb824Wp3QyMlNXJheI JTqDlWGEm2MUq3rcz6yOg4prsNXl X-Google-Smtp-Source: APXvYqxnIP7o2LohyeuzJBuH3hJeJc1wMtVDhDstv20WSVoLgLX+6B+AA8oIJZJgAs+7k0Pz45IeIw== X-Received: by 2002:aa7:90d5:: with SMTP id k21mr3465009pfk.178.1574250074392; Wed, 20 Nov 2019 03:41:14 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:902:700b:: with SMTP id y11ls491036plk.16.gmail; Wed, 20 Nov 2019 03:41:14 -0800 (PST) X-Received: by 2002:a17:90a:5895:: with SMTP id j21mr3651282pji.129.1574250073873; Wed, 20 Nov 2019 03:41:13 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1574250073; cv=none; d=google.com; s=arc-20160816; b=TMTgIONZEntNj1i7u/ip6AFy/9+w/6jikWJ1RkKfEKEsRRj0il1z7ihVD0+Ke7JAtV xcbXuy16mD3s71yxPgvdA9uQJ9klaUzFXmgMCN8nitOJ/JKtjBSFZrfvfo7qGePgEsYm fgKl6MJBTKCzFrxf+yfau38mU8Zv0dRueBpcSiGWa/zp7Wpfs8z1wMCMsYZTrc0qOet6 sFcvqOqJ263iMSIkGKAZmD1zQm1Iof6RR+ta6BpD87DX5EoPwReieI0nWrpz8isTKmZ1 scY986rjPDXmFFAYJMyMb8BQRmbM6lvtBK1JQhaPiOGdjag8D1gCoeegwLNXDTX5dz1d Tedw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=LVPX3M80KZd4Q7MyVkxEYzA1D5QxK+GgoYXRS5JRiWY=; b=wXPka1WVo6bwRHXv1C47zL9U7Hcj4/w/b7YMsAwDb9hNKSDCPq2FYmFzIeD7z4FSZa jnDIPi03KIkUvvpFa/uJqiS9T5+m+0+ILjEwOgYTDq64+BtKauwhrzcq6rs0StokYqvt IerDueesG8ZA21fRFHFoUuBIc7MtnspgNTwp9YzRKyMZclhkfWZTzeBcwHWb0dztltgg EKnhjQaDbhcchSf+ndjaZdUmI6zV3gy0+Aa49aYn5lj+8fMl+1zeFU0mcH+iTk+puRlT 0iDJFobO+QI1/CiAReq+OGHdRdjoIfum6RUEpgEyy1KqB8pOgVcb/TjctzDGD8I0OZ3/ 7TZA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ZqDzjSyu; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f65.google.com (mail-sor-f65.google.com. [209.85.220.65]) by mx.google.com with SMTPS id i6sor28976325plt.44.2019.11.20.03.41.13 for <linux-amarula@amarulasolutions.com> (Google Transport Security); Wed, 20 Nov 2019 03:41:13 -0800 (PST) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) client-ip=209.85.220.65; X-Received: by 2002:a17:902:d901:: with SMTP id c1mr2461318plz.93.1574250073423; Wed, 20 Nov 2019 03:41:13 -0800 (PST) Received: from localhost.localdomain ([115.97.180.31]) by smtp.gmail.com with ESMTPSA id h185sm13492850pgc.87.2019.11.20.03.41.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Nov 2019 03:41:12 -0800 (PST) From: Jagan Teki <jagan@amarulasolutions.com> To: Heiko Stuebner <heiko@sntech.de>, Rob Herring <robh+dt@kernel.org>, Mark Rutland <mark.rutland@arm.com> Cc: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>, Akash Gajjar <akash@openedev.com>, Tom Cubie <tom@radxa.com>, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, linux-amarula@amarulasolutions.com, Jagan Teki <jagan@amarulasolutions.com> Subject: [PATCH 4/5] ARM: dts: rockchip: Add Radxa Carrier board Date: Wed, 20 Nov 2019 17:09:22 +0530 Message-Id: <20191120113923.11685-5-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.18.0.321.gffc6fa0e3 In-Reply-To: <20191120113923.11685-1-jagan@amarulasolutions.com> References: <20191120113923.11685-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ZqDzjSyu; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: <linux-amarula.amarulasolutions.com> X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: <https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/post>, <mailto:linux-amarula@amarulasolutions.com> List-Help: <https://support.google.com/a/amarulasolutions.com/bin/topic.py?topic=25838>, <mailto:linux-amarula+help@amarulasolutions.com> List-Archive: <https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/> List-Unsubscribe: <mailto:googlegroups-manage+476853432473+unsubscribe@googlegroups.com>, <https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/subscribe> |
| Series |
arm64: dts: rockchip: Add Rock Pi N10 support
|
|
Commit Message
Jagan Teki
Nov. 20, 2019, 11:39 a.m. UTC
Carrier board often referred as baseboard. For making
complete SBC, the associated SOM will mount on top of
this carrier board.
Radxa has a carrier board which supports on board
peripherals, ports like USB-2.0, USB-3.0, HDMI, MIPI DSI/CSI,
eDP, Ethernet, PCIe, USB-C, 40-Pin GPIO header and etc.
Currently this carrier board can be used together with
VMARC RK3399Por SOM for making Rock PI N10 SBC.
So add this carrier board dtsi as a separate file in
ARM directory, so-that the same can reuse it in both
arm32 and arm64 variants of Rockchip SOMs.
Signed-off-by: Jagan Teki <jagan@amarulasolutions.com>
---
.../boot/dts/rockchip-radxa-carrierboard.dtsi | 81 +++++++++++++++++++
1 file changed, 81 insertions(+)
create mode 100644 arch/arm/boot/dts/rockchip-radxa-carrierboard.dtsi
Comments
Hi Jagan, Am Mittwoch, 20. November 2019, 12:39:22 CET schrieb Jagan Teki: > Carrier board often referred as baseboard. For making > complete SBC, the associated SOM will mount on top of > this carrier board. > > Radxa has a carrier board which supports on board > peripherals, ports like USB-2.0, USB-3.0, HDMI, MIPI DSI/CSI, > eDP, Ethernet, PCIe, USB-C, 40-Pin GPIO header and etc. > > Currently this carrier board can be used together with > VMARC RK3399Por SOM for making Rock PI N10 SBC. > > So add this carrier board dtsi as a separate file in > ARM directory, so-that the same can reuse it in both > arm32 and arm64 variants of Rockchip SOMs. Do you really think someone will create an arm32 soc using that carrier board? Similarly so far I don't think we haven't even seen a lot of reuse of existing carrier boards at all, other than their initial combination. So maybe just having the content of your rockchip-radxa-carrierboard.dtsi in rockchip/rk3399pro-rock-pi-n10.dts from patch 5 might be a better start - at least until there is any further usage - if at all? Also rockchip-radxa-carrierboard might even be overly generic as there may be multiple carrierboards from Radxa later on. Heiko > Signed-off-by: Jagan Teki <jagan@amarulasolutions.com> > --- > .../boot/dts/rockchip-radxa-carrierboard.dtsi | 81 +++++++++++++++++++ > 1 file changed, 81 insertions(+) > create mode 100644 arch/arm/boot/dts/rockchip-radxa-carrierboard.dtsi > > diff --git a/arch/arm/boot/dts/rockchip-radxa-carrierboard.dtsi b/arch/arm/boot/dts/rockchip-radxa-carrierboard.dtsi > new file mode 100644 > index 000000000000..df3712aedf8a > --- /dev/null > +++ b/arch/arm/boot/dts/rockchip-radxa-carrierboard.dtsi > @@ -0,0 +1,81 @@ > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > +/* > + * Copyright (c) 2019 Fuzhou Rockchip Electronics Co., Ltd > + * Copyright (c) 2019 Radxa Limited > + * Copyright (c) 2019 Amarula Solutions(India) > + */ > + > +#include <dt-bindings/pwm/pwm.h> > + > +/ { > + chosen { > + stdout-path = "serial2:1500000n8"; > + }; > +}; > + > +&gmac { > + status = "okay"; > +}; > + > +&i2c1 { > + status = "okay"; > + i2c-scl-rising-time-ns = <140>; > + i2c-scl-falling-time-ns = <30>; > +}; > + > +&i2c2 { > + status = "okay"; > + clock-frequency = <400000>; > + > + hym8563: hym8563@51 { > + compatible = "haoyu,hym8563"; > + reg = <0x51>; > + #clock-cells = <0>; > + clock-frequency = <32768>; > + clock-output-names = "hym8563"; > + pinctrl-names = "default"; > + pinctrl-0 = <&hym8563_int>; > + interrupt-parent = <&gpio4>; > + interrupts = <30 IRQ_TYPE_LEVEL_LOW>; > + }; > +}; > + > +&pwm0 { > + status = "okay"; > +}; > + > +&pwm2 { > + status = "okay"; > +}; > + > +&sdmmc { > + bus-width = <4>; > + cap-mmc-highspeed; > + cap-sd-highspeed; > + cd-gpios = <&gpio0 RK_PA7 GPIO_ACTIVE_LOW>; > + disable-wp; > + vqmmc-supply = <&vccio_sd>; > + max-frequency = <150000000>; > + pinctrl-names = "default"; > + pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_cd &sdmmc_bus4>; > + status = "okay"; > +}; > + > +&uart0 { > + pinctrl-names = "default"; > + pinctrl-0 = <&uart0_xfer &uart0_cts>; > + status = "okay"; > +}; > + > +&uart2 { > + status = "okay"; > +}; > + > +&pinctrl { > + hym8563 { > + hym8563_int: hym8563-int { > + rockchip,pins = > + <4 RK_PD6 0 &pcfg_pull_up>; > + }; > + }; > +}; >
Hi Heiko, On Wed, Nov 20, 2019 at 6:55 PM Heiko Stübner <heiko@sntech.de> wrote: > > Hi Jagan, > > Am Mittwoch, 20. November 2019, 12:39:22 CET schrieb Jagan Teki: > > Carrier board often referred as baseboard. For making > > complete SBC, the associated SOM will mount on top of > > this carrier board. > > > > Radxa has a carrier board which supports on board > > peripherals, ports like USB-2.0, USB-3.0, HDMI, MIPI DSI/CSI, > > eDP, Ethernet, PCIe, USB-C, 40-Pin GPIO header and etc. > > > > Currently this carrier board can be used together with > > VMARC RK3399Por SOM for making Rock PI N10 SBC. > > > > So add this carrier board dtsi as a separate file in > > ARM directory, so-that the same can reuse it in both > > arm32 and arm64 variants of Rockchip SOMs. > > Do you really think someone will create an arm32 soc using that > carrier board? Yes, we have Rock Pi N8 which is using same carrier board design with (+ external codec) on top of RK3288 SOM. I didn't mentioned on the commit message since radxa doesn't officially announced on the website. > > Similarly so far I don't think we haven't even seen a lot of reuse > of existing carrier boards at all, other than their initial combination. > > So maybe just having the content of your > rockchip-radxa-carrierboard.dtsi > in > rockchip/rk3399pro-rock-pi-n10.dts > from patch 5 might be a better start - at least until there is any > further usage - if at all? But, this particular design has proper use case. 1. rk3399pro SOM + carrier board (Rock Pi N10) 2. rk3288 SOM + carrier board (Rock Pi N8) > > Also rockchip-radxa-carrierboard might even be overly generic > as there may be multiple carrierboards from Radxa later on. I'm slightly disagree of having overlay here, since these are fixed design combinations. where SOM with respective carrier board is mandatory to make final board. Understand that we can have a maintenance over-ahead if we have multiple carrier boards, but right now radxa has only one carrier board with 2 sets of SOM's combinations that indeed fit like a dev board, so there is unused carrier board. Jagan.
Hi Jagan, Am Mittwoch, 20. November 2019, 14:45:35 CET schrieb Jagan Teki: > On Wed, Nov 20, 2019 at 6:55 PM Heiko Stübner <heiko@sntech.de> wrote: > > Am Mittwoch, 20. November 2019, 12:39:22 CET schrieb Jagan Teki: > > > Carrier board often referred as baseboard. For making > > > complete SBC, the associated SOM will mount on top of > > > this carrier board. > > > > > > Radxa has a carrier board which supports on board > > > peripherals, ports like USB-2.0, USB-3.0, HDMI, MIPI DSI/CSI, > > > eDP, Ethernet, PCIe, USB-C, 40-Pin GPIO header and etc. > > > > > > Currently this carrier board can be used together with > > > VMARC RK3399Por SOM for making Rock PI N10 SBC. > > > > > > So add this carrier board dtsi as a separate file in > > > ARM directory, so-that the same can reuse it in both > > > arm32 and arm64 variants of Rockchip SOMs. > > > > Do you really think someone will create an arm32 soc using that > > carrier board? > > Yes, we have Rock Pi N8 which is using same carrier board design with > (+ external codec) on top of RK3288 SOM. I didn't mentioned on the > commit message since radxa doesn't officially announced on the > website. > > > > > Similarly so far I don't think we haven't even seen a lot of reuse > > of existing carrier boards at all, other than their initial combination. > > > > So maybe just having the content of your > > rockchip-radxa-carrierboard.dtsi > > in > > rockchip/rk3399pro-rock-pi-n10.dts > > from patch 5 might be a better start - at least until there is any > > further usage - if at all? > > But, this particular design has proper use case. > 1. rk3399pro SOM + carrier board (Rock Pi N10) > 2. rk3288 SOM + carrier board (Rock Pi N8) > > > > > Also rockchip-radxa-carrierboard might even be overly generic > > as there may be multiple carrierboards from Radxa later on. > > I'm slightly disagree of having overlay here, since these are fixed > design combinations. where SOM with respective carrier board is > mandatory to make final board. Understand that we can have a > maintenance over-ahead if we have multiple carrier boards, but right > now radxa has only one carrier board with 2 sets of SOM's combinations > that indeed fit like a dev board, so there is unused carrier board. All is good ... with that information from above (rk3288) this definitly makes more sense :-) The naming of the file is still a tiny struggle though. Does this board maybe have some actual product name or is it really just called "carrierboard"? :-) Thanks Heiko
Hi Heiko, On Wed, Nov 20, 2019 at 7:23 PM Heiko Stübner <heiko@sntech.de> wrote: > > Hi Jagan, > > Am Mittwoch, 20. November 2019, 14:45:35 CET schrieb Jagan Teki: > > On Wed, Nov 20, 2019 at 6:55 PM Heiko Stübner <heiko@sntech.de> wrote: > > > Am Mittwoch, 20. November 2019, 12:39:22 CET schrieb Jagan Teki: > > > > Carrier board often referred as baseboard. For making > > > > complete SBC, the associated SOM will mount on top of > > > > this carrier board. > > > > > > > > Radxa has a carrier board which supports on board > > > > peripherals, ports like USB-2.0, USB-3.0, HDMI, MIPI DSI/CSI, > > > > eDP, Ethernet, PCIe, USB-C, 40-Pin GPIO header and etc. > > > > > > > > Currently this carrier board can be used together with > > > > VMARC RK3399Por SOM for making Rock PI N10 SBC. > > > > > > > > So add this carrier board dtsi as a separate file in > > > > ARM directory, so-that the same can reuse it in both > > > > arm32 and arm64 variants of Rockchip SOMs. > > > > > > Do you really think someone will create an arm32 soc using that > > > carrier board? > > > > Yes, we have Rock Pi N8 which is using same carrier board design with > > (+ external codec) on top of RK3288 SOM. I didn't mentioned on the > > commit message since radxa doesn't officially announced on the > > website. > > > > > > > > Similarly so far I don't think we haven't even seen a lot of reuse > > > of existing carrier boards at all, other than their initial combination. > > > > > > So maybe just having the content of your > > > rockchip-radxa-carrierboard.dtsi > > > in > > > rockchip/rk3399pro-rock-pi-n10.dts > > > from patch 5 might be a better start - at least until there is any > > > further usage - if at all? > > > > But, this particular design has proper use case. > > 1. rk3399pro SOM + carrier board (Rock Pi N10) > > 2. rk3288 SOM + carrier board (Rock Pi N8) > > > > > > > > Also rockchip-radxa-carrierboard might even be overly generic > > > as there may be multiple carrierboards from Radxa later on. > > > > I'm slightly disagree of having overlay here, since these are fixed > > design combinations. where SOM with respective carrier board is > > mandatory to make final board. Understand that we can have a > > maintenance over-ahead if we have multiple carrier boards, but right > > now radxa has only one carrier board with 2 sets of SOM's combinations > > that indeed fit like a dev board, so there is unused carrier board. > > All is good ... with that information from above (rk3288) this definitly > makes more sense :-) > > The naming of the file is still a tiny struggle though. Does this board > maybe have some actual product name or is it really just called > "carrierboard"? :-) True, I felt the same. Just now Tom has named this as 'Dalang Carrier board' so we can have rockchip-radxa-dalang.dtsi or rockchip-radxa-dalang-carrier.dtsi as file names. or let me know if you have any suggestions on the file name? Jagan.
diff --git a/arch/arm/boot/dts/rockchip-radxa-carrierboard.dtsi b/arch/arm/boot/dts/rockchip-radxa-carrierboard.dtsi new file mode 100644 index 000000000000..df3712aedf8a --- /dev/null +++ b/arch/arm/boot/dts/rockchip-radxa-carrierboard.dtsi @@ -0,0 +1,81 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2019 Fuzhou Rockchip Electronics Co., Ltd + * Copyright (c) 2019 Radxa Limited + * Copyright (c) 2019 Amarula Solutions(India) + */ + +#include <dt-bindings/pwm/pwm.h> + +/ { + chosen { + stdout-path = "serial2:1500000n8"; + }; +}; + +&gmac { + status = "okay"; +}; + +&i2c1 { + status = "okay"; + i2c-scl-rising-time-ns = <140>; + i2c-scl-falling-time-ns = <30>; +}; + +&i2c2 { + status = "okay"; + clock-frequency = <400000>; + + hym8563: hym8563@51 { + compatible = "haoyu,hym8563"; + reg = <0x51>; + #clock-cells = <0>; + clock-frequency = <32768>; + clock-output-names = "hym8563"; + pinctrl-names = "default"; + pinctrl-0 = <&hym8563_int>; + interrupt-parent = <&gpio4>; + interrupts = <30 IRQ_TYPE_LEVEL_LOW>; + }; +}; + +&pwm0 { + status = "okay"; +}; + +&pwm2 { + status = "okay"; +}; + +&sdmmc { + bus-width = <4>; + cap-mmc-highspeed; + cap-sd-highspeed; + cd-gpios = <&gpio0 RK_PA7 GPIO_ACTIVE_LOW>; + disable-wp; + vqmmc-supply = <&vccio_sd>; + max-frequency = <150000000>; + pinctrl-names = "default"; + pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_cd &sdmmc_bus4>; + status = "okay"; +}; + +&uart0 { + pinctrl-names = "default"; + pinctrl-0 = <&uart0_xfer &uart0_cts>; + status = "okay"; +}; + +&uart2 { + status = "okay"; +}; + +&pinctrl { + hym8563 { + hym8563_int: hym8563-int { + rockchip,pins = + <4 RK_PD6 0 &pcfg_pull_up>; + }; + }; +};