| Message ID | 20201202121241.109952-9-jagan@amarulasolutions.com |
|---|---|
| State | New |
| Headers |
Return-Path: <linux-amarula+bncBD7MFH7A7EEBB5MJT37AKGQEJOT7CCQ@amarulasolutions.com> X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 6BB233F337 for <linux-amarula@patchwork.amarulasolutions.com>; Wed, 2 Dec 2020 13:13:42 +0100 (CET) Received: by mail-pl1-f197.google.com with SMTP id f3sf935076plb.11 for <linux-amarula@patchwork.amarulasolutions.com>; Wed, 02 Dec 2020 04:13:42 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1606911221; cv=pass; d=google.com; s=arc-20160816; b=yO2DH7grwA7agHB7TLz4WL+LWP+MWl6Cd7/xgMMiNs3IXRyf3AgYrWdG8sh4I75how A7iYZ6VqHOrgPXFOsgsjtqfp8p/g0tfmlF5LfeuFcoBppWAqYdLemTTk6Zow9TZX6Jfo io0fFyGJcvbSvWtM3E1zxbMJ33Ri1zDlR+cMrGxqiy54A4lm6MB27odMco8WkRpqo8XV s2NHwABHV+LH62DKoZsrkgTnIDg8cEe+x/hy1sYsA7ZHc9g9yqNspvxwP1hbJRWwBjHq 7APkYAkRvHMKj5/WraieGd4zJEEhG0mKs+9xFp8VHmwfF8RRBlZVeGlae3DlCtcmwgwS VptA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Iv6sDy2Tc7sfK/buLg2po8F647p7oMAZ1eDFqubSiZ8=; b=G48/ggrhQ5RIhVUNgO23SBp39UCOIvnSVoiVpT9ycmDmjXA7eFPXOBXz1wUcxA+hsK YHbdev4nONnOc/D9bJnVhfKCPP7VPUL2pAKE5nN9N5uN/wfTwYQzm9TdiAoyPC1huocm N2Dzzz3Z44FWumjbQfA1WoC+cvWqIPNl+PM5am+5tnOtlEkeqs3XLLRERAmNbntGwa0h 35A2bIgbDybY6niZbVUovJfNhvdjKM58Q9yl/cWPHSJgh8RxlIodx3fbhtriZhlmt8fw LquGNey1+reRJYx6XTKSN+a+NmV1q3HqjaGlHqf0YAfulkhZBbmrcQFheZrR2JM7vmsT 24dw== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ewhJM7VV; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=Iv6sDy2Tc7sfK/buLg2po8F647p7oMAZ1eDFqubSiZ8=; b=pX55oZtBS8ZlXa1MFpWSv9kKTV9Potwx15RAj6CWvPQZLmU7CTcphm+H8uBYVemcsr imA/MPBooW30jpJvlgN/psiILfRBzWOQyPSebzMwqD/QNHtlQUBaG0E8ltgoBuWm31j0 uiXwAHCm2nn1kQ0h6/wbgwDLAxwdoIoAW0vo8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=Iv6sDy2Tc7sfK/buLg2po8F647p7oMAZ1eDFqubSiZ8=; b=nuYUlubqmSWIVwRtCnFlK2JUboJk77W/TgyINkNXlDkfVoW/+MOJJR5I8w/JzAUQ50 aIjZB2GDGwY32hy2okCxH3w85rbtvL1bKNw83sJdZegnFEnwIAa3ZlwiROdX/lJXhNT9 PkNEHhxSCbujLQgZL2C3ReCibhN9tMerR9se4f7F+pEdXUbsTQs5qOwxTc+S8Yx/cFmO hIijP9LHUZ7foqkPB1FgSBIakXigvyJx/Z+ve43UyY8Av8hh1B/07hXQIjBwPiOu6jEz uhsdBrAqHUY6fCBGZlwMNlBPJi6+CiQVD2gwc7Zyr6cvDOAqKBPEJVA7uZjSbh5E35Z7 Vzzw== X-Gm-Message-State: AOAM531xOO24QtYoEtRznI2utvW30fU7F7TC9PxWWPpK65D8+iT4eyNQ l0c1zswMLaeXoo6pDZheq1/n21/P X-Google-Smtp-Source: ABdhPJxWKvZKKMS0Us/qWBWTzX1dlCungQ4p332edsjp8bHRWxh/6Y0u7WxFtmB5IqNYD+1qdV5fqg== X-Received: by 2002:a17:90a:4284:: with SMTP id p4mr2112857pjg.43.1606911221201; Wed, 02 Dec 2020 04:13:41 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:90a:9312:: with SMTP id p18ls1106138pjo.1.gmail; Wed, 02 Dec 2020 04:13:40 -0800 (PST) X-Received: by 2002:a17:902:b08d:b029:da:a92b:7449 with SMTP id p13-20020a170902b08db02900daa92b7449mr2480182plr.64.1606911219092; Wed, 02 Dec 2020 04:13:39 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1606911219; cv=none; d=google.com; s=arc-20160816; b=YCeOamuuYgnuOB0UQ1rkqhbnLuTRgI+RaUiS0nt9oDXa/ASr/N+x958Ss1pBUaE+2T /bc+l4xvGqTDgZl2C4sv6oUw46LAjk+AE7QEvKlHnlxyp95Watr2pw9jvSgEv8wYKkAh uui4NdiEN6b2UZnFIH1quJ19UepewZgtWz9mIRnMOuaaRKmYIAs9QtJz1vJgzN8RulES TVBMZd8hrL1F4zov90vCy2UmGXEbM7FQgRGRqSEM/9RadrVDZlQIoFDRWq6l9V66LzTI t4lNczcU5KyGM+U0wG2OyfWhzq4EvV2y1L4r+hlqufdJR38D6a7kfNlNS8tiwwpUPZX+ NExw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=aN+C5XQENQZ7PtixMGe2RSKK4cDKAHrNU44ZbK6c5Dk=; b=dhUjNUfDjJZKmFUZzLEVK+uPfPq8SPTcJo7I2mIvETPyn3//H6Tp0Mqc8kKK9sm/iu HZ3wXwN4PaNi+3oiub1pn1mciZVEtfX3wr3sovY6gn8yd6ZXpJgeZw8faLDssWMzcVom PyX9/RmOAw5nk0Y2nftTJLP+7N617hHXQO5MIumHVLouiQ0ihPzXl8p8QYlS7Qz7Wxzg rlAkiKifh0LOEti9lD5IVCk50wBhbjY2nCF+DyoBYdtW1720/DtVW+0YxrmsJCexHNSn 6rjTeocsRTJ75Sq0d5qV71jPiipp4D4K21FLNMu7X2Zlc+b4MvuCF/53izYqZ1MHc8uZ 7jLg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ewhJM7VV; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id t6sor803891pgj.39.2020.12.02.04.13.39 for <linux-amarula@amarulasolutions.com> (Google Transport Security); Wed, 02 Dec 2020 04:13:39 -0800 (PST) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a63:b554:: with SMTP id u20mr825574pgo.249.1606911218794; Wed, 02 Dec 2020 04:13:38 -0800 (PST) Received: from localhost.localdomain ([2405:201:c00a:a884:fd53:e9ba:b313:1b1d]) by smtp.gmail.com with ESMTPSA id b37sm1951315pgl.31.2020.12.02.04.13.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 02 Dec 2020 04:13:37 -0800 (PST) From: Jagan Teki <jagan@amarulasolutions.com> To: Rob Herring <robh+dt@kernel.org>, Shawn Guo <shawnguo@kernel.org>, Li Yang <leoyang.li@nxp.com>, Fabio Estevam <festevam@gmail.com> Cc: Matteo Lisi <matteo.lisi@engicam.com>, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, NXP Linux Team <linux-imx@nxp.com>, linux-amarula@amarulasolutions.com, Jagan Teki <jagan@amarulasolutions.com> Subject: [PATCH 08/10] arm64: dts: imx8mm: Add Engicam i.Core MX8M Mini C.TOUCH 2.0 Date: Wed, 2 Dec 2020 17:42:39 +0530 Message-Id: <20201202121241.109952-9-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20201202121241.109952-1-jagan@amarulasolutions.com> References: <20201202121241.109952-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ewhJM7VV; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: <linux-amarula.amarulasolutions.com> X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: <https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/post>, <mailto:linux-amarula@amarulasolutions.com> List-Help: <https://support.google.com/a/amarulasolutions.com/bin/topic.py?topic=25838>, <mailto:linux-amarula+help@amarulasolutions.com> List-Archive: <https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/> List-Unsubscribe: <mailto:googlegroups-manage+476853432473+unsubscribe@googlegroups.com>, <https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/subscribe> |
| Series |
arm64: dts: imx8mm: Add Engicam i.Core MX8M Mini
|
|
Commit Message
Jagan Teki
Dec. 2, 2020, 12:12 p.m. UTC
i.Core MX8M Mini is an EDIMM SOM based on NXP i.MX8MM from Engicam. C.TOUCH 2.0 is a general purpose carrier board with capacitive touch interface support. i.Core MX8M Mini needs to mount on top of this Carrier board for creating complete i.Core MX8M Mini C.TOUCH 2.0 board. Add support for it. Signed-off-by: Matteo Lisi <matteo.lisi@engicam.com> Signed-off-by: Jagan Teki <jagan@amarulasolutions.com> --- arch/arm64/boot/dts/freescale/Makefile | 1 + .../imx8mm-engicam-icore-mx8mm-ctouch2.dts | 21 +++++++++++++++++++ 2 files changed, 22 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-engicam-icore-mx8mm-ctouch2.dts
Comments
On Wed, Dec 02, 2020 at 05:42:39PM +0530, Jagan Teki wrote: > i.Core MX8M Mini is an EDIMM SOM based on NXP i.MX8MM from Engicam. > > C.TOUCH 2.0 is a general purpose carrier board with capacitive > touch interface support. > > i.Core MX8M Mini needs to mount on top of this Carrier board for > creating complete i.Core MX8M Mini C.TOUCH 2.0 board. > > Add support for it. > > Signed-off-by: Matteo Lisi <matteo.lisi@engicam.com> > Signed-off-by: Jagan Teki <jagan@amarulasolutions.com> > --- > arch/arm64/boot/dts/freescale/Makefile | 1 + > .../imx8mm-engicam-icore-mx8mm-ctouch2.dts | 21 +++++++++++++++++++ > 2 files changed, 22 insertions(+) > create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-engicam-icore-mx8mm-ctouch2.dts > > diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile > index 4369d783dade..8191db4c64fa 100644 > --- a/arch/arm64/boot/dts/freescale/Makefile > +++ b/arch/arm64/boot/dts/freescale/Makefile > @@ -30,6 +30,7 @@ dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-lx2160a-rdb.dtb > dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-lx2162a-qds.dtb > > dtb-$(CONFIG_ARCH_MXC) += imx8mm-beacon-kit.dtb > +dtb-$(CONFIG_ARCH_MXC) += imx8mm-engicam-icore-mx8mm-ctouch2.dtb > dtb-$(CONFIG_ARCH_MXC) += imx8mm-engicam-icore-mx8mm-edimm2.2.dtb > dtb-$(CONFIG_ARCH_MXC) += imx8mm-evk.dtb > dtb-$(CONFIG_ARCH_MXC) += imx8mm-ddr4-evk.dtb > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-engicam-icore-mx8mm-ctouch2.dts b/arch/arm64/boot/dts/freescale/imx8mm-engicam-icore-mx8mm-ctouch2.dts > new file mode 100644 > index 000000000000..aa3c03ad3109 > --- /dev/null > +++ b/arch/arm64/boot/dts/freescale/imx8mm-engicam-icore-mx8mm-ctouch2.dts > @@ -0,0 +1,21 @@ > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > +/* > + * Copyright (c) 2019 NXP > + * Copyright (c) 2019 Engicam srl > + * Copyright (c) 2020 Amarula Solutions(India) > + */ > + > +/dts-v1/; > +#include "imx8mm.dtsi" You have multiple DTSI files to only include one DTSI. I was trying to follow the logic here but I failed... This is ctouch, so it should include SoM, which you call icore. But it also includes ctouch2 which *only* includes common DTSI. It's then exactly the same as starter kit which includes edimm (which includes common) and icore. Best regards, Krzysztof > +#include "imx8mm-engicam-ctouch2.dtsi" > +#include "imx8mm-engicam-icore-mx8mm.dtsi" > + > +/ {
On Wed, Dec 2, 2020 at 2:45 PM Krzysztof Kozlowski <krzk@kernel.org> wrote: > You have multiple DTSI files to only include one DTSI. I was trying to > follow the logic here but I failed... Agreed. It is hard to understand the purpose of so many dts files in this patch series. Regards, Fabio Estevam
Hi Krzysztof, On Wed, Dec 2, 2020 at 11:15 PM Krzysztof Kozlowski <krzk@kernel.org> wrote: > > On Wed, Dec 02, 2020 at 05:42:39PM +0530, Jagan Teki wrote: > > i.Core MX8M Mini is an EDIMM SOM based on NXP i.MX8MM from Engicam. > > > > C.TOUCH 2.0 is a general purpose carrier board with capacitive > > touch interface support. > > > > i.Core MX8M Mini needs to mount on top of this Carrier board for > > creating complete i.Core MX8M Mini C.TOUCH 2.0 board. > > > > Add support for it. > > > > Signed-off-by: Matteo Lisi <matteo.lisi@engicam.com> > > Signed-off-by: Jagan Teki <jagan@amarulasolutions.com> > > --- > > arch/arm64/boot/dts/freescale/Makefile | 1 + > > .../imx8mm-engicam-icore-mx8mm-ctouch2.dts | 21 +++++++++++++++++++ > > 2 files changed, 22 insertions(+) > > create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-engicam-icore-mx8mm-ctouch2.dts > > > > diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile > > index 4369d783dade..8191db4c64fa 100644 > > --- a/arch/arm64/boot/dts/freescale/Makefile > > +++ b/arch/arm64/boot/dts/freescale/Makefile > > @@ -30,6 +30,7 @@ dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-lx2160a-rdb.dtb > > dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-lx2162a-qds.dtb > > > > dtb-$(CONFIG_ARCH_MXC) += imx8mm-beacon-kit.dtb > > +dtb-$(CONFIG_ARCH_MXC) += imx8mm-engicam-icore-mx8mm-ctouch2.dtb > > dtb-$(CONFIG_ARCH_MXC) += imx8mm-engicam-icore-mx8mm-edimm2.2.dtb > > dtb-$(CONFIG_ARCH_MXC) += imx8mm-evk.dtb > > dtb-$(CONFIG_ARCH_MXC) += imx8mm-ddr4-evk.dtb > > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-engicam-icore-mx8mm-ctouch2.dts b/arch/arm64/boot/dts/freescale/imx8mm-engicam-icore-mx8mm-ctouch2.dts > > new file mode 100644 > > index 000000000000..aa3c03ad3109 > > --- /dev/null > > +++ b/arch/arm64/boot/dts/freescale/imx8mm-engicam-icore-mx8mm-ctouch2.dts > > @@ -0,0 +1,21 @@ > > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > > +/* > > + * Copyright (c) 2019 NXP > > + * Copyright (c) 2019 Engicam srl > > + * Copyright (c) 2020 Amarula Solutions(India) > > + */ > > + > > +/dts-v1/; > > +#include "imx8mm.dtsi" > > You have multiple DTSI files to only include one DTSI. I was trying to > follow the logic here but I failed... > > This is ctouch, so it should include SoM, which you call icore. But it > also includes ctouch2 which *only* includes common DTSI. It's then > exactly the same as starter kit which includes edimm (which includes > common) and icore. I hope you have checked the cover letter where I have mentioned all the combinations. 1. SoM, Starter Kit, Carrier Board, Open Frame are three different hardware. 2. i.Core MX8M Mini is SoM 3. EDIMM 2.2 is Starter Kit 4. C.TOUCH 2.0 is Carrier board 5. 10"1 Open Frame board for LVDS The combination of respective hardware mounting is, 1. SOM+Starter Kitt => i.Core MX8M Mini EDIMM 2.2 Starter Kit 2. SOM+C.TOUCH 2.0 => i.Core MX8M Mini C.TOUCH 2.0 Carrier board 3. SOM+C.TOUCH 2.0+10.1" OF => i.Core MX8M Mini C.TOUCH 2.0 10.1" Open Frame board About the bindings, (please check the arch/arm64/boot/dts/rockchip/px30-engicam-*), It's been discussed before with Rob for these boards bindings. To, compare with what we have described with rockchip SoM binding, - engicam,icore-mx8mm is binding for i.Core MX8M Mini SoM - engicam,px30-core is binding for PX30.Core SoM EDIMM 2.2 is Starter Kit binding, - engicam,icore-mx8mm-edimm2.2 is binding for EDIMM 2.2 is Starter Kit in i.MX8MM - engicam,px30-core-edimm2.2 is binding for EDIMM 2.2 is Starter Kit in PX30 C.TOUCH 2.0 is Carrier board binding, - engicam,icore-mx8mm-ctouch2 is binding for C.TOUCH 2.0 is Carrier board in i.MX8MM - engicam,px30-core-ctouch2 is binding for C.TOUCH 2.0 is Carrier board in PX30 C.TOUCH 2.0 10"1 OF binding, - engicam,icore-mx8mm-ctouch2-of10 is binding for C.TOUCH 2.0 10"1 in imx8MM - engicam,px30-core-ctouch2-of10 for C.TOUCH 2.0 10"1 in PX30 So, there are 3 board combinations of which each board has a binding of SoM and respective carrier binding like i.Core MX8M Mini EDIMM 2.2 Starter Kit has "engicam,icore-mx8mm-edimm2.2", "engicam,icore-mx8mm" "engicam,icore-mx8mm-ctouch2", "engicam,icore-mx8mm" "engicam,icore-mx8mm-ctouch2-of10", "engicam,icore-mx8mm" Some of the DTS files are using the engicam-common.dtsi nodes and for ie reason those are empty and some need to have lvds display node which is still underworking. Hope this information helpful. Let me know for further inputs. Jagan.
On Thu, Dec 03, 2020 at 12:50:37AM +0530, Jagan Teki wrote: > Hi Krzysztof, > > On Wed, Dec 2, 2020 at 11:15 PM Krzysztof Kozlowski <krzk@kernel.org> wrote: > > > > On Wed, Dec 02, 2020 at 05:42:39PM +0530, Jagan Teki wrote: > > > i.Core MX8M Mini is an EDIMM SOM based on NXP i.MX8MM from Engicam. > > > > > > C.TOUCH 2.0 is a general purpose carrier board with capacitive > > > touch interface support. > > > > > > i.Core MX8M Mini needs to mount on top of this Carrier board for > > > creating complete i.Core MX8M Mini C.TOUCH 2.0 board. > > > > > > Add support for it. > > > > > > Signed-off-by: Matteo Lisi <matteo.lisi@engicam.com> > > > Signed-off-by: Jagan Teki <jagan@amarulasolutions.com> > > > --- > > > arch/arm64/boot/dts/freescale/Makefile | 1 + > > > .../imx8mm-engicam-icore-mx8mm-ctouch2.dts | 21 +++++++++++++++++++ > > > 2 files changed, 22 insertions(+) > > > create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-engicam-icore-mx8mm-ctouch2.dts > > > > > > diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile > > > index 4369d783dade..8191db4c64fa 100644 > > > --- a/arch/arm64/boot/dts/freescale/Makefile > > > +++ b/arch/arm64/boot/dts/freescale/Makefile > > > @@ -30,6 +30,7 @@ dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-lx2160a-rdb.dtb > > > dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-lx2162a-qds.dtb > > > > > > dtb-$(CONFIG_ARCH_MXC) += imx8mm-beacon-kit.dtb > > > +dtb-$(CONFIG_ARCH_MXC) += imx8mm-engicam-icore-mx8mm-ctouch2.dtb > > > dtb-$(CONFIG_ARCH_MXC) += imx8mm-engicam-icore-mx8mm-edimm2.2.dtb > > > dtb-$(CONFIG_ARCH_MXC) += imx8mm-evk.dtb > > > dtb-$(CONFIG_ARCH_MXC) += imx8mm-ddr4-evk.dtb > > > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-engicam-icore-mx8mm-ctouch2.dts b/arch/arm64/boot/dts/freescale/imx8mm-engicam-icore-mx8mm-ctouch2.dts > > > new file mode 100644 > > > index 000000000000..aa3c03ad3109 > > > --- /dev/null > > > +++ b/arch/arm64/boot/dts/freescale/imx8mm-engicam-icore-mx8mm-ctouch2.dts > > > @@ -0,0 +1,21 @@ > > > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > > > +/* > > > + * Copyright (c) 2019 NXP > > > + * Copyright (c) 2019 Engicam srl > > > + * Copyright (c) 2020 Amarula Solutions(India) > > > + */ > > > + > > > +/dts-v1/; > > > +#include "imx8mm.dtsi" > > > > You have multiple DTSI files to only include one DTSI. I was trying to > > follow the logic here but I failed... > > > > This is ctouch, so it should include SoM, which you call icore. But it > > also includes ctouch2 which *only* includes common DTSI. It's then > > exactly the same as starter kit which includes edimm (which includes > > common) and icore. > > I hope you have checked the cover letter where I have mentioned all > the combinations. > > 1. SoM, Starter Kit, Carrier Board, Open Frame are three different hardware. > > 2. i.Core MX8M Mini is SoM > > 3. EDIMM 2.2 is Starter Kit > > 4. C.TOUCH 2.0 is Carrier board > > 5. 10"1 Open Frame board for LVDS > > The combination of respective hardware mounting is, > > 1. SOM+Starter Kitt => i.Core MX8M Mini EDIMM 2.2 Starter Kit > > 2. SOM+C.TOUCH 2.0 => i.Core MX8M Mini C.TOUCH 2.0 Carrier board > > 3. SOM+C.TOUCH 2.0+10.1" OF => i.Core MX8M Mini C.TOUCH 2.0 10.1" Open > Frame board It does not explain why you created 3 empty DTSI and 2 empty DTS files. > > About the bindings, (please check the > arch/arm64/boot/dts/rockchip/px30-engicam-*), It's been discussed > before with Rob for these boards bindings. Refer to my specific comments about bindings. > > To, compare with what we have described with rockchip > > SoM binding, > - engicam,icore-mx8mm is binding for i.Core MX8M Mini SoM > - engicam,px30-core is binding for PX30.Core SoM > > EDIMM 2.2 is Starter Kit binding, > - engicam,icore-mx8mm-edimm2.2 is binding for EDIMM 2.2 is Starter Kit > in i.MX8MM > - engicam,px30-core-edimm2.2 is binding for EDIMM 2.2 is Starter Kit in PX30 > > C.TOUCH 2.0 is Carrier board binding, > - engicam,icore-mx8mm-ctouch2 is binding for C.TOUCH 2.0 is Carrier > board in i.MX8MM > - engicam,px30-core-ctouch2 is binding for C.TOUCH 2.0 is Carrier board in PX30 > > C.TOUCH 2.0 10"1 OF binding, > - engicam,icore-mx8mm-ctouch2-of10 is binding for C.TOUCH 2.0 10"1 in imx8MM > - engicam,px30-core-ctouch2-of10 for C.TOUCH 2.0 10"1 in PX30 > > So, there are 3 board combinations of which each board has a binding > of SoM and respective carrier binding like i.Core MX8M Mini EDIMM 2.2 > Starter Kit has > "engicam,icore-mx8mm-edimm2.2", "engicam,icore-mx8mm" > "engicam,icore-mx8mm-ctouch2", "engicam,icore-mx8mm" > "engicam,icore-mx8mm-ctouch2-of10", "engicam,icore-mx8mm" > > Some of the DTS files are using the engicam-common.dtsi nodes and for > ie reason those are empty and some need to have lvds display node > which is still underworking. Therefore add them when you have any contents for these DTS files. > > Hope this information helpful. Let me know for further inputs. Thanks for the information but it was not much helpful. It does not answer at all why you have so many empty files, why you include imx8mm.dtsi not in the SoM but somewhere else. Best regards, Krzysztof
On Thu, Dec 3, 2020 at 12:55 AM Krzysztof Kozlowski <krzk@kernel.org> wrote: > > On Thu, Dec 03, 2020 at 12:50:37AM +0530, Jagan Teki wrote: > > Hi Krzysztof, > > > > On Wed, Dec 2, 2020 at 11:15 PM Krzysztof Kozlowski <krzk@kernel.org> wrote: > > > > > > On Wed, Dec 02, 2020 at 05:42:39PM +0530, Jagan Teki wrote: > > > > i.Core MX8M Mini is an EDIMM SOM based on NXP i.MX8MM from Engicam. > > > > > > > > C.TOUCH 2.0 is a general purpose carrier board with capacitive > > > > touch interface support. > > > > > > > > i.Core MX8M Mini needs to mount on top of this Carrier board for > > > > creating complete i.Core MX8M Mini C.TOUCH 2.0 board. > > > > > > > > Add support for it. > > > > > > > > Signed-off-by: Matteo Lisi <matteo.lisi@engicam.com> > > > > Signed-off-by: Jagan Teki <jagan@amarulasolutions.com> > > > > --- > > > > arch/arm64/boot/dts/freescale/Makefile | 1 + > > > > .../imx8mm-engicam-icore-mx8mm-ctouch2.dts | 21 +++++++++++++++++++ > > > > 2 files changed, 22 insertions(+) > > > > create mode 100644 arch/arm64/boot/dts/freescale/imx8mm-engicam-icore-mx8mm-ctouch2.dts > > > > > > > > diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile > > > > index 4369d783dade..8191db4c64fa 100644 > > > > --- a/arch/arm64/boot/dts/freescale/Makefile > > > > +++ b/arch/arm64/boot/dts/freescale/Makefile > > > > @@ -30,6 +30,7 @@ dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-lx2160a-rdb.dtb > > > > dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-lx2162a-qds.dtb > > > > > > > > dtb-$(CONFIG_ARCH_MXC) += imx8mm-beacon-kit.dtb > > > > +dtb-$(CONFIG_ARCH_MXC) += imx8mm-engicam-icore-mx8mm-ctouch2.dtb > > > > dtb-$(CONFIG_ARCH_MXC) += imx8mm-engicam-icore-mx8mm-edimm2.2.dtb > > > > dtb-$(CONFIG_ARCH_MXC) += imx8mm-evk.dtb > > > > dtb-$(CONFIG_ARCH_MXC) += imx8mm-ddr4-evk.dtb > > > > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-engicam-icore-mx8mm-ctouch2.dts b/arch/arm64/boot/dts/freescale/imx8mm-engicam-icore-mx8mm-ctouch2.dts > > > > new file mode 100644 > > > > index 000000000000..aa3c03ad3109 > > > > --- /dev/null > > > > +++ b/arch/arm64/boot/dts/freescale/imx8mm-engicam-icore-mx8mm-ctouch2.dts > > > > @@ -0,0 +1,21 @@ > > > > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > > > > +/* > > > > + * Copyright (c) 2019 NXP > > > > + * Copyright (c) 2019 Engicam srl > > > > + * Copyright (c) 2020 Amarula Solutions(India) > > > > + */ > > > > + > > > > +/dts-v1/; > > > > +#include "imx8mm.dtsi" > > > > > > You have multiple DTSI files to only include one DTSI. I was trying to > > > follow the logic here but I failed... > > > > > > This is ctouch, so it should include SoM, which you call icore. But it > > > also includes ctouch2 which *only* includes common DTSI. It's then > > > exactly the same as starter kit which includes edimm (which includes > > > common) and icore. > > > > I hope you have checked the cover letter where I have mentioned all > > the combinations. > > > > 1. SoM, Starter Kit, Carrier Board, Open Frame are three different hardware. > > > > 2. i.Core MX8M Mini is SoM > > > > 3. EDIMM 2.2 is Starter Kit > > > > 4. C.TOUCH 2.0 is Carrier board > > > > 5. 10"1 Open Frame board for LVDS > > > > The combination of respective hardware mounting is, > > > > 1. SOM+Starter Kitt => i.Core MX8M Mini EDIMM 2.2 Starter Kit > > > > 2. SOM+C.TOUCH 2.0 => i.Core MX8M Mini C.TOUCH 2.0 Carrier board > > > > 3. SOM+C.TOUCH 2.0+10.1" OF => i.Core MX8M Mini C.TOUCH 2.0 10.1" Open > > Frame board > > It does not explain why you created 3 empty DTSI and 2 empty DTS files. > > > > > About the bindings, (please check the > > arch/arm64/boot/dts/rockchip/px30-engicam-*), It's been discussed > > before with Rob for these boards bindings. > > Refer to my specific comments about bindings. > > > > > To, compare with what we have described with rockchip > > > > SoM binding, > > - engicam,icore-mx8mm is binding for i.Core MX8M Mini SoM > > - engicam,px30-core is binding for PX30.Core SoM > > > > EDIMM 2.2 is Starter Kit binding, > > - engicam,icore-mx8mm-edimm2.2 is binding for EDIMM 2.2 is Starter Kit > > in i.MX8MM > > - engicam,px30-core-edimm2.2 is binding for EDIMM 2.2 is Starter Kit in PX30 > > > > C.TOUCH 2.0 is Carrier board binding, > > - engicam,icore-mx8mm-ctouch2 is binding for C.TOUCH 2.0 is Carrier > > board in i.MX8MM > > - engicam,px30-core-ctouch2 is binding for C.TOUCH 2.0 is Carrier board in PX30 > > > > C.TOUCH 2.0 10"1 OF binding, > > - engicam,icore-mx8mm-ctouch2-of10 is binding for C.TOUCH 2.0 10"1 in imx8MM > > - engicam,px30-core-ctouch2-of10 for C.TOUCH 2.0 10"1 in PX30 > > > > So, there are 3 board combinations of which each board has a binding > > of SoM and respective carrier binding like i.Core MX8M Mini EDIMM 2.2 > > Starter Kit has > > "engicam,icore-mx8mm-edimm2.2", "engicam,icore-mx8mm" > > "engicam,icore-mx8mm-ctouch2", "engicam,icore-mx8mm" > > "engicam,icore-mx8mm-ctouch2-of10", "engicam,icore-mx8mm" > > > > Some of the DTS files are using the engicam-common.dtsi nodes and for > > ie reason those are empty and some need to have lvds display node > > which is still underworking. > > Therefore add them when you have any contents for these DTS files. > > > > > Hope this information helpful. Let me know for further inputs. > > Thanks for the information but it was not much helpful. It does not > answer at all why you have so many empty files, why you include > imx8mm.dtsi not in the SoM but somewhere else. Sorry, I have missed it. All these three carrier board dtsi files, imx8mm-engicam-edimm2.2.dtsi imx8mm-engicam-icore-mx8mm-ctouch2.dts imx8mm-engicam-icore-mx8mm-ctouch2-of10.dts are included imx8mm-engicam-common.dtsi. ie is the reason these are empty. And I agree with your point of adding whenever it ready. I will drop display related carrier imx8mm-engicam-icore-mx8mm-ctouch2-of10.dts when DSI, LVDS ready, and update on next versions. Thanks for the review. Jagan.
diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile index 4369d783dade..8191db4c64fa 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -30,6 +30,7 @@ dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-lx2160a-rdb.dtb dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-lx2162a-qds.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mm-beacon-kit.dtb +dtb-$(CONFIG_ARCH_MXC) += imx8mm-engicam-icore-mx8mm-ctouch2.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mm-engicam-icore-mx8mm-edimm2.2.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mm-evk.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mm-ddr4-evk.dtb diff --git a/arch/arm64/boot/dts/freescale/imx8mm-engicam-icore-mx8mm-ctouch2.dts b/arch/arm64/boot/dts/freescale/imx8mm-engicam-icore-mx8mm-ctouch2.dts new file mode 100644 index 000000000000..aa3c03ad3109 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mm-engicam-icore-mx8mm-ctouch2.dts @@ -0,0 +1,21 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2019 NXP + * Copyright (c) 2019 Engicam srl + * Copyright (c) 2020 Amarula Solutions(India) + */ + +/dts-v1/; +#include "imx8mm.dtsi" +#include "imx8mm-engicam-ctouch2.dtsi" +#include "imx8mm-engicam-icore-mx8mm.dtsi" + +/ { + model = "Engicam i.Core MX8M Mini C.TOUCH 2.0"; + compatible = "engicam,icore-mx8mm-ctouch2", "engicam,icore-mx8mm", + "fsl,imx8mm"; + + chosen { + stdout-path = &uart2; + }; +};